

### **ZSSC3281**

Advanced Dual Channel ARM based Resistive Sensor Signal Conditioner IC

The ZSSC3281 is a dual path sensor signal conditioning IC (SSC) for highly accurate amplification, digitization, and sensor-specific correction of sensor signals. The ZSSC3281 is suitable for bridge and half-bridge sensors, as well as external voltage-source element and single-element sensors (for example, Pt100 and external temperature sensor diodes) powered by an on-chip current source. Digital compensation of the sensor offset, sensitivity, temperature drift, and non-linearity is accomplished via a 32-bit ARM M3 based math core running a correction algorithm with calibration coefficients stored in a non-volatile, reprogrammable memory. The programmable, integrated sensor frontend allows optimally applying various sensors for a broad range of applications.

The ZSSC3281 provides measurement value readouts and programming capabilities via an I2C, SPI, or one-wire interface (OWI). Absolute and ratiometric voltage, current-loop, or interrupt outputs are supported by the ZSSC3281.

## **Applications**

- Calibrated, continuously operating sensors with digital interface and/or analog output: (absolute or ratiometric) voltage or current loop output
- Enables smart, digital sensors for energy-efficient solutions
- · (Dual/Diff.) pressure, flow and level sensing
- Industrial applications; for example, process/factory automation
- Consumer / white goods, for example, HVAC, weight scales
- Medical applications, for example, blood pressure, continuous smart health monitors

#### **Features**

- · Digital communication and calibration interfaces:
  - 。 SPI up to 10MHz
  - I2C (Standard, Fast, Fast+) and I3C SDR
  - one-wire-interface (OWI), up to 100kBit/s
- Accommodates nearly all resistive bridge sensor types (signal spans from 1mV/V up to 500mV/V)
- Supports different sensor element configurations:
  - Resistive bridge or half-bridge
  - Resistive divider string
  - Voltage source
- On-chip temperature sensor
- External temperature sensing supported, for example, sensor-bridge as temperature detector, external diode, etc.
- Programmable 16-bit digital-to-analog-converter and output (supporting "True-0Volt"-output):
  - (0V to 1V) or (0V to 5V) absolute voltage output
  - V<sub>DD</sub>-ratiometric voltage output
  - 4mA to 20mA current-loop output supported
  - $_{\circ}\,$   $\,$  0V to 10V absolute-voltage output supported
- Wide operational temperature and supply range
- On-chip voltage regulators for sensor supply, and IC operation
- Support for extra regulation by external transistor, for example, JFET (especially for industrial supply voltages >5.5VDC)
- Programmable sensor-signal-conditioning math core
- Reprogrammable, nonvolatile memory (NVM)
- On-chip diagnostics:
- Sensor connection
- 。 AFE self-test
- Memory integrity




Figure 1. Typical Application Diagram

# **Contents**

1.	Over	view		7
	1.1	Block Di	iagram	7
	1.2	Ordering	g Information	7
	1.3	Pin Con	figuration	8
	1.4	Pin Des	criptions	9
2.	Spec	ification	s	10
	2.1	Absolute	e Maximum Ratings	10
	2.2	Thermal	I Information	11
	2.3	Recomn	nended Operating Conditions	11
	2.4	Electrica	al Specifications	11
3.	Basi	c System	n Configuration	16
	3.1	System	Modes/System Start	16
	3.2	Power S	Supply	17
		3.2.1.	Power Supply Modes	17
		3.2.2.	Direct VDD Supply	18
		3.2.3.	Pre-Regulated High Voltage Supply	18
		3.2.4.	Negative Voltage Supply for AOUT	19
	3.3	System	Clocks	19
		3.3.1.	Internal Oscillators and Specifications	19
		3.3.2.	Main System Clock	19
		3.3.3.	Always-On Clock	20
	3.4	System	Reset	20
4.	Anal	og Front	End (AFE)	21
	4.1	AFE Sig	nal Path	21
	4.2	Bridge S	Sensor Inputs	22
		4.2.1.	Resistive Bridge Sensors	22
		4.2.2.	Thermocouple and Thermopile Sensors	24
	4.3	Auxiliary	/ Temperature Sensor Inputs	25
		4.3.1.	Internal PTAT Temperature Sensor	25
		4.3.2.	External Temperature Sensors	25
	4.4	Program	nmable Gain Amplifier (PGA)	27
	4.5	Analog-	to-Digital Converter (ADC)	29
	4.6	AFE Se	quencer	30
		4.6.1.	Bridge Sensor Measurement Configuration	31
		4.6.2.	Auxiliary Measurement Configuration	32
		4.6.3.	Deterministic Input Step Response with SM+/SM- Configuration	
		4.6.4.	Deterministic Input Step Response with SM+/AZ Configuration	
		4.6.5.	Accelerated Bridge Measurements with Sparsely Inserted Auxiliary Measurements	
	4.7	AFE Du	al Speed Mode	34
5.	Sens	or Signa	ll Conditioning	37
	5.1	Signal C	Conditioning Data Path	37
	5.2	Basic S	SC Math options	
		5.2.1.	Main Sensor Signal Correction	38

		5.2.2.	Temperature Signal Correction	40
6.	Post	Process	sing Options for Conditioned Sensor Signals	41
	6.1	Signal F	Post Processing Flow Chart	41
	6.2	Bridge (	Output Scaling	42
	6.3	IIR Filte	ring	42
	6.4	Third Lo	ogic Channel Combination	42
	6.5	EOC/Al	arm Functions	43
		6.5.1.	EOC Function	43
		6.5.2.	ALARM Function	44
7.	Outp	ut Memo	ories	46
	7.1	SSC Pr	ocess Image	46
8.	Sens	or and S	System Diagnosis	47
	8.1	Sensor	and AFE Diagnostic Features	47
	8.2	Sensor	and System Diagnosis Status	49
	8.3	Output	Data Clipping	50
9.	Anal	og Outpi	ut	51
	9.1	Analog	Output Driver Modes	52
	9.2	Analog	Output Configuration	53
		9.2.1.	Negative Voltage Generation for AOUT	53
		9.2.2.	Ratiometric Voltage Mode	54
		9.2.3.	5V Absolute Voltage Mode	54
		9.2.4.	10V Absolute Voltage Mode	55
		9.2.5.	1V Absolute Output Voltage Mode	55
		9.2.6.	2-Wire Current Loop Mode	56
		9.2.7.	3- Wire Current Loop Mode	57
10.	Digit	al Outpu	ıts	58
	10.1	Frequer	ncy Modulation	58
11.	Digit	al Interfa	aces	58
	11.1	Serial Ir	nterfaces	58
		11.1.1.	Command/Response Format	59
		11.1.2.	I2C/I3C	59
		11.1.3.	SPI	62
		11.1.4.	One-Wire-Interface	64
	11.2	Comma	and Interpreter	69
		11.2.1.	Command Table	69
12.	Firm	ware Up	dated	72
13.	Prod	uction C	configuration	73
			ration and Calibration Page (CCP) Memory Map	
		13.1.1.	Serial Interfaces	73
		13.1.2.	Clocks	75
		13.1.3.	Basic AFE Setup	76
		13.1.4.	Sensor Bridge	78
		13.1.5.	External Temperature Sensor	80

		13.1.6.	PTAT Sensor	82
		13.1.7.	AFE Sequencer	83
		13.1.8.	Diagnosis	86
		13.1.9.	Temperature Channel Mapping	88
		13.1.10.	SSC Algorithm Selection	88
		13.1.11.	EOC / Alarm	88
		13.1.12.	Analog Output (AOUT)	89
			System Startup	
			IIR Filter	
			General AFE Configuration	
			Output Modulation	
			Output Clipping and Diagnostic Range Assignment	
			SSC Coefficients	
			CCP Version	
14.			nformation	
		_	e Application 1.8V to 5.5V Supply	
		_	e Application 7V to 48V Supply	
			Current Loop Application	
15.	Glos	sary		99
16.	Revi	sion Hist	ory	100
	jures ure 1. <sup>-</sup>		oplication Diagram	1
_		• • • •	it QFN40	
Figu	ıre 3. F	Pin Layou	ut WLCSP	ε
Figu	ıre 4. l	Pad Layo	ut on Die	9
Figu	ıre 5: l	Main Ope	rating Modes	17
Figu	ıre 6: /	Applicatio	n with Direct IC Supply	18
Figu	ıre 7: <i>I</i>	Applicatio	n with External Regulator	18
_			gram Analog Front End	
_		_	ensor Type 1	
_		_	Sensor Type 2	
_		_	Sensor Type 3	
•			e Bridge Bias Configurations	
_			couple/Thermopile Input and Bias Configuration	
_			ensor Configuration	
_			ode Sensor Bias Configurations	
			ge Sensor Bias Configurations	
•			chitecture	
_		•	ut Offset Compensationement Slot Configurations	
_			Measurement Configuration, and Corresponding Measurement Flow	
_		-	I- (or SM-/SM+) Measurement	
_			Measurement	

## ZSSC3281 Datasheet


Figure 23: SM+ Without AZ Measurement	31
Figure 24: SM+/SM- Configuration	32
Figure 25: Measurement Flow and Latency for SM+/SM- Configuration	33
Figure 26: SM+/AZ Configuration	33
Figure 27: Measurement Flow and Latency for SM+/AZ Configuration	34
Figure 28: Auxiliary Measurement Executed after Every Second Measurement Cycle	34
Figure 29: Sequencer Setup for Highest Update Rate on Bridge Sensor – auxi Executed after Eighth N	1easurement
Cycle	
Figure 30: Input Configuration in AFE Dual Speed Mode	
Figure 31: Sequencer Illustration for AFE1 and AFE2	35
Figure 32: Step Response in Dual Speed Mode for a Significant Single Input Step	
Figure 33: SSC Signal Data Path	37
Figure 34: Sensor Signal Flow Chart from Input to Output	41
Figure 35: EOC Behavior - Signalization of End-of-Conversion	43
Figure 36: Behaviour of ALARM Feature in Four Different Modes	45
Figure 37: SSC Process Image and Fault Memory Map	46
Figure 38: AOUT and PWM/FOUT Output Ranges with Active Diagnostic State Signalization	51
Figure 39: Block Schematic AOUT Driver	52
Figure 40: Ratiometric Output Mode Configuration at AOUT	54
Figure 41: 5V Absolute Output Voltage Configuration at AOUT	54
Figure 42: 10V Absolute Output Voltage Configuration at AOUT	55
Figure 43: 1V Absolute Output Voltage Configuration at AOUT	55
Figure 44: 2-Wire Current Loop Configuration at AOUT	56
Figure 45: 3-wire NPN Current Loop Configuration at AOUT	57
Figure 46: I2C/I3C Command Request	60
Figure 47: I2C/I3C Response Request	61
Figure 48: SPI Configuration CPHA=0	62
Figure 49: SPI Configuration CPHA=1	62
Figure 50: SPI Command Request	63
Figure 51: SPI Read Data	64
Figure 52: General Block Schematic of the OWI Interface	64
Figure 53: OWI Write Operation/Command Request	65
Figure 54: OWI Read Operation	66
Figure 55: OWI Telegram	67
Figure 56: Typical OWI Communication on AOUT in Voltage Out Mode	67
Figure 57 High-level Firmware Update Flow	72
Tables	
Tables	
Table 1: Electrical Operating Specifications	11
Table 2: Power Supply Specifications	17
Table 3: Supported JFET Devices	18
Table 4: JFET Assisted VDD Pre-Regulator Parameters	19
Table 5: Oscillator Specifications	19
Table 6: VDDD Power-On-Reset Specifications	20
Table 7: Resistive Bridge Parameters	22

## ZSSC3281 Datasheet

Table 8: Resistive Bridge Application Configurations	22
Table 9: Resistive Bridge Supply Parameters	23
Table 10: Thermopile/Thermocouple Parameters	24
Table 11: Internal PTAT Parameters	25
Table 12: External Temperature Sensor Parameters	27
Table 13: PGA Gain Steps	27
Table 14: PGA Input Offset Compensation Steps	28
Table 15: PGA Parameters	28
Table 16: ADC Configuration Parameters	29
Table 17: ADC Input Offset Shift Steps	29
Table 18: Data Format of Raw ADC Readings	38
Table 19: Data Format of 24-bit SSC Coefficients	38
Table 20: Data Format of Corrected SSC Results (S and T)	39
Table 21: Data Format of Output Scaling Coefficients in CCP	42
Table 22: Data Format of Logic Output Channel Ch3 at Serial Interface	43
Table 23: Data Format of Alarm Thresholds and Hysteresis	44
Table 24: Sensor and AFE Diagnosis Functions	47
Table 25: Self Diagnostic Measurement Command	48
Table 26: System Diagnosis Status Mapping to Status Byte	49
Table 27: AOUT Parameters	52
Table 28: Parameter Negative Voltage for AOUT	53
Table 29: External Components in 2-Wire Current Loop Mode	56
Table 30: External Components in 3-Wire Current Loop Mode	57
Table 31: FOUT Parameters	58
Table 32: Command Request Format	59
Table 33: Command Response Format	59
Table 34: I2C/I3C Interface Parameter	60
Table 35: SPI Interface Parameter	63
Table 36: OWI Dimensioning Examples	66
Table 37: OWI Timing Parameters	67
Toble 39: Command Toble	60

## 1. Overview

# 1.1 Block Diagram



# 1.2 Ordering Information

Orderable Part Number	Description and Package	MSL Rating	Carrier Type	Temperature	
ZSSC3281BC1B	DICE on 304µm wafer no inking		Wafer Box	-40 to 85°C	
ZSSC3281BC2B	DICE on 725µm wafer no inking		Wafer Box	-40 to 85°C	
ZSSC3281BC5B	DICE on 304µm wafer with inking		Wafer Box	-40 to 85°C	
ZSSC3281BC6B	DICE on 725µm wafer with inking		Wafer Box	-40 to 85°C	
ZSSC3281BC3R	$5 \times 5 \text{ mm}^2 40\text{-QFN}$	MSL1	13 inch Reel	-40 to 85°C	
ZSSC3281BI1B	DICE on 304µm wafer no inking		Wafer Box	-40 to 125°C	
ZSSC3281BI2B	DICE on 725µm wafer no inking		Wafer Box	-40 to 125°C	
ZSSC3281BI5B	DICE on 304µm wafer with inking		Wafer Box	-40 to 125°C	
ZSSC3281BI6B	DICE on 725µm wafer with inking		Wafer Box	-40 to 125°C	
ZSSC3281BI3R	$5 \times 5 \text{ mm}^2 40\text{-QFN}$	MSL1	13 inch Reel	-40 to 125°C	
ZSSC3281KIT	ZSSC3281KIT Modular ZSSC3281 SSC Evaluation Kit including three interconnecting boards, five ZSSC3281 VFPQF				
samples, and cable. Software is available for download on <a href="www.renesas.com/ZSSC3281">www.renesas.com/ZSSC3281</a> .					

# 1.3 Pin Configuration




Figure 2. Pin Layout QFN40




Figure 3. Pin Layout WLCSP




Figure 4. Pad Layout on Die

## 1.4 Pin Descriptions

Pin Number	Name	Туре	Description
1	EOC/ALARM_2	Digital Input/Output	GPIO3: mapped to EOC2 function
2	EOC/ALARM_1	Digital Input/Output	GPIO2: mapped to EOC1 function
3	PWM/FOUT_1	Digital Input/Output	GPIO1: mapped to TIMER2 function
4	WAKEUP	Digital Input/Output	GPIO0: mapped to WAKEUP function
5	TOP1	Analog Input/Output	Positive sensor (bridge 1) supply or sensor-signal input
6	T1	Analog Input/Output	External temperature sensor
7	INP1	Analog Input/Output	Positive sensor (bridge 1) signal
8	BOT1	Analog Input/Output	Sensor (bridge 1) ground or sensor-signal input
9	INN1	Analog Input/Output	Negative sensor (bridge 1) signal
10	T3_G1	Analog Input/Output	External temperature sensor 3
11	TOP2	Analog Input/Output	Positive sensor (bridge 2) supply or sensor-signal input
12	T2_G1	Analog Input/Output	External temperature sensor 2
13	INP2	Analog Input/Output	Positive sensor (bridge 2) signal
14	BOT2	Analog Input/Output	Sensor (bridge 2) ground or sensor-signal input
15	INN2	Analog Input/Output	Negative sensor (bridge 2) signal
16	VSS	Ground	Power supply ground
17	FB	Analog Output	Current-loop application feedback output (level below VSS). No connection if not used.

Pin Number	Name	Туре	Description	
18	AOUT/OWI	Analog Output; Digital Input/Output	Analog smart-sensor output signal and/or OWI interface input/output line.	
19	VDDN	Analog Output	Negative voltage output, charge pump buffer cap	
20	VSSD	Ground	Digital power supply ground	
21	VSSD	Ground	Digital power supply ground	
22	VDD	Supply	Power supply	
23	LDOctrl	Analog Output	Control output (reference signal) for (optional) external regulator / supply control loop	
24	RESN	Digital Input	Digital IC reset (low active); internal pull-up	
25	OWI-IN2	Digital Input/Output	GPIO15: mapped to OWIN-IN2 function	
26	CLOCK_OUT	Digital Input/Output	GPIO14: mapped to CLOCK_OUT function	
27	N.C.	Digital Input/Output	GPIO13: not mapped	
28	N.C.	Digital Input/Output	GPIO12: not mapped	
29	VDDD	analog I/O	Buffer cap connection for internal VDDD	
30	VSSD	Ground	Digital power supply ground	
31	VSSD	Ground	Digital power supply ground	
32	TESTEN	_	Renesas internal use only. Connect to VSSD	
33	SPI SS	Digital Input/Output	GPIO11: mapped to SPI SS	
34	SPI MISO	Digital Input/Output	GPIO10: mapped to SPI MISO	
35	SPI SCLK / I2C SCL	Digital Input/Output	GPIO9: mapped to SPI SCLK / I2C SCL	
36	SPI MOSI / I2C SDA	Digital Input/Output	GPIO8: mapped to SPI MOSI / I2C SDA	
37	PWM/FOUT_2	Digital Input/Output	GPIO7: mapped to TIMER 1	
38	N.C.	Digital Input/Output	GPIO6: not mapped	
39	N.C.	Digital Input/Output	GPIO5: not mapped	
40	N.C.	Digital Input/Output	GPIO4: not mapped	
	Exposed PAD	-	QFN-bottom plate, leave pin floating.	

# 2. Specifications

# 2.1 Absolute Maximum Ratings

Symbol	Parameter	Conditions	Minimum	Maximum	Units
TJ	Junction temperature			135	°C
Ts	Storage temperature		-45	150	°C
	ESD: Human Body Model	Pins: INPx, INNx, TOPx, BOTx, Tx, VDDD		2000	V
	Tested per JS-001-2017	Pins: GPIOx, VDD, VDDN, VSS, VSSD, LDOctrl, AOUT/OWI, FB, RESN, NC		4000	V
	ESD: Charged Device Model Tested per JS-002-2014	All Pins		750	٧
	Latch-up	Tested per JESD78E; Class 2, Level A	-100	+100	mA
$V_{DD\_max}$	Maximum allowed for voltage supply	Referenced to VSS	-0.3	6.5	V
V <sub>IF_max</sub>	Voltage at digital I/O	Referenced to VSSD	-0.3	5.5	V
V <sub>FB_max</sub>	Voltage at FB pin	2-wire Current Loop Mode	-2	2	V

<sup>1.</sup> CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

## 2.2 Thermal Information

Symbol	Parameter	Conditions	Typical	Units
$\theta_{JA}$	Theta JA	40Ld 5x5 QFN Package, 0 m/s air flow	25.8	°C/W
		40Ld 5x5 QFN Package, 1 m/s air flow	22.4	°C/W
		40Ld 5x5 QFN Package, 2 m/s air flow	20.8	°C/W
θјв	Theta JB	40Ld 5x5 QFN Package	1.3	
θјс	Theta JC	40Ld 5x5 QFN Package	24.4	

# 2.3 Recommended Operating Conditions

Symbol	Parameter	Minimum	Typical	Maximum	Units
	Power supply voltage	1.8			
$V_{DD}$	Flash write/erase	2.7	_	5.5	V
	With optional "true 0V" at analog output	2.7			
TA	Ambient temperature (depending on the part code)	-40	_	125	°C
6	External capacitance between VDD and VSS, without external supply transistor regulation	-	10	_	
C <sub>VDD</sub>	External capacitance between VDD and VSS, with (optional) external supply transistor regulation	-	10	_	μF
$C_{VDDD}$	External capacitance between VDDD and VSS		1		μF
C <sub>VDDN</sub>	External capacitance between VDDN and VSS, with optional "true 0V" at analog output		1		μF
Стор,емс	Recommended, external capacitance between TOP and VSS for electro-magnetic immunity (EMI)	0	6.8	8	nF
C <sub>AOUT,EMC</sub>	Recommended, external capacitance between AOUT versus VDD and VSS for EMI suppression <sup>1</sup>	0	22	33	nF
I <sub>Sensor</sub>	Load current through external sensor element 1	0.005	0.5	2	mA
V <sub>DioDrop</sub>	External temperature diode and RTD input range, drop over external element referenced to T1, T2_G2, T3_G1 pin	0.2	_	1.2	V
$V_{Sens\_in}$	Absolute sensor signal input level, INN, INP pins	0.2	_	1.2	V
I <sub>max_AOUT_V</sub>	Maximum current load at AOUT pin for voltage outputs	0	5	_	mA
SR <sub>VDD_POR</sub>	Recommended V <sub>DD</sub> rise slew rate for power-on-reset (POR)	1.5	-	_	V/ms
I <sub>max_GPIO</sub>	Maximum overall GPIO driver strength			120	mA

<sup>1.</sup> For applications with OWI interface or analog voltage-output.

# 2.4 Electrical Specifications

All parameter values are valid only under operating conditions specified in section 2.3. All voltages are referenced to  $V_{SS}$ .

**Table 1: Electrical Operating Specifications** 

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units			
IC Supply	C Supply								
I <sub>IC</sub>	Current consumption, active mode:								
	low power (current loop)	Excluding connected sensor elements	_	3.3	3.5	mA			
	high power (depending on settings)	(external LDO enabled)	-	8	15				

<sup>2.</sup> With ratiometric sensor supply configuration; for example, a ratiometric bridge or bridge as temperature sensor with internal or external temperature sensitive resistor

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
$V_{\text{DD,LDO}}$	VDD generated with external depletion -	Programmable in 4 steps:  3V	2.85	3	3.15	
	NMOS	• 4V	3.80	4	4.20	V
		• 5V	4.75	5	5.25	
		• 5.25V	5.00	5.25	5.50	
VDDA	Internally generated analog supply		1.6	1.65	1.85	V
Sensor Su	ipply					
TOP	Sensor bias voltage in ratiometric supply mode	Ratiometric sensor voltage supply		VDDA		
l <sub>bias_</sub> TOP	Sensor bias current used in Source Mode	Programmable in 10 steps: 0μΑ, 5μΑ, 10μΑ, 20μΑ, 40μΑ, 80μΑ, 100μΑ, 160μΑ, 200μΑ, 500μΑ	0		500	μΑ
I <sub>biasN_BOT</sub>	Sensor current used in sink mode	Programmable in 2 steps: 20µA, 100µA	20		100	μΑ
I <sub>ERR</sub>	Relative bias current	Overall	-10		10	%
	(Ibias_TOP and IbiasN_BOT) error	Over-temperature	-1		1	%
R <sub>TH</sub> , R <sub>TL</sub>	TOP/BOT bias resistor	Programmable in 12 steps: open, $1k\Omega.33k\Omega$ , $2k\Omega$ , $4k\Omega$ , $8k\Omega$ , $10k\Omega$ , $14k\Omega$ , $18k\Omega$ , $20k\Omega$ , $24k\Omega$ , $28k\Omega$ , $40k\Omega$	1.3		40	kΩ
dRтн, dRт∟	TOP/BOT bias resistor process variation		-30		30	%
TK of R <sub>TH</sub> , R <sub>TL</sub>	TOP/BOT bias resistor temperature variation	T = -55°C to125°C			1.3	%
Analog-to	-Digital Converter (ADC, A	2D)				
radc	Resolution		10	16	24	Bit
V <sub>ADCmid</sub> (AGND)	Differential ADC input Common Mode	With internal regulator supplying TOP pin, typical: V <sub>TOP</sub> /2 = 875mV (=PGA output Common Mode level)	-	0.5	-	$V_{TOP}$
$\Delta_{ADC,c}$	Differential input offset shift	Sensor signal offset versus maximum sensor signal. Programmable in 8 steps.	0	-	7/8	V <sub>shift</sub> /V <sub>fs</sub>
ENOB 1	Effective number of bits, $3\sigma_{\text{Noise}}$ based	Gain = 1.32, r <sub>ADC</sub> = 24-bit, no oversampling	_	17	_	Bit
		Gain = 28, r <sub>ADC</sub> = 16-bit, no oversampling	_	12	_	Bit
		Gain = 495, r <sub>ADC</sub> = 24-bit, no oversampling	_	11	_	Bit
Digital-to-	Analog Converter (DAC) a	nd Analog Output				
VDD	VDD operating range	AOUT modes using 1V buffer	1.8		5.5	V
		AOUT modes using 5V buffer	2.7		5.5	v 
tAOUTsettle	Time from digital value applied at DAC and voltage at VOUT	10% to 90% input step: V <sub>AOUT</sub> at 90% of final value			100	μs
V <sub>OUT_START</sub>	voltage at AOUT during startup			0		V
V <sub>AOUT</sub>	Output voltage at pin AOUT	Ratiometric Voltage Mode	0		VDD	V
		1V absolute Voltage Mode	0		1	V

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
		5V absolute Voltage Mode			5 <sup>1</sup>	
		10V absolute Voltage Mode			5 <sup>1</sup>	
I <sub>OUTMAX</sub>	Short current limit at pin	AOUT modes using 5V Buffer	3	5	9	mA
	AOUT	short to VDD or VSS	8 15	12 19	20 23	mA mA
		programmable in 4 steps	20	25	30	mA
C <sub>load</sub>	Load capacitance at	2-Wire Current Loop Mode			2	
	AOUT	all other modes     (for example. cap for EMC:     33nF, ECU load: 10nF)			50	nF
rdac	Resolution		_	16	_	Bit
Programm	nable-Gain Amplifier (PGA)					
$G_{amp}$	Gain	120 steps	1.32	ı	495	V/V
Gerr	Gain error	Referenced to nominal gain Gain = 1.325 Gain = 6125	-2.5 -5	0	2.5 5	%
		Gain = 6125 Gain = 126495	-5 -10	0	10	
GerrTemp	Gain error over- temperature	Temperature compensated sensors do not require calibration overtemperature.	-0.2		0.2	%
$V_{\text{CMin}}$	Supported input common mode		0.2	0.5	0.7	$V_{TOP}$
$V_{\text{ioffsc}}$	Differential input offset	Programmable in 30 steps				
	shift	Gain1 < 240	-28	0	28	mV
		Gain1 > 240	-22	0	22	
Sensor Sig	gnal Conditioning (SSC) Po	erformance	ı		ı	
		<ul> <li>3 measurements: signal+, signal-, diagnosis</li> <li>r<sub>ADC</sub> = 16bit</li> <li>SSC-corrected digital output</li> </ul>	_	1.3	-	kHz
f <sub>SSCout</sub>	Output (update) rate	3 measurements: signal+, signal-, diagnosis     r <sub>ADC</sub> = 14bit     SSC-corrected digital output	-	2.245	-	kHz
		2 measurements: signal+, diagnosis     r <sub>ADC</sub> = 14bit     SSC-corrected digital output	-	3.36	-	kHz
t <sub>stepresp</sub>	Step response	3 measurements: signal+, signal-, diagnosis     rADC = 16bit     SSC-corrected digital output		1.38		ms
		3 measurements: signal+, signal-, diagnosis		0.84		ms
		<ul><li>r<sub>ADC</sub> = 14bit</li><li>SSC-corrected digital output</li></ul>				
Analog Inp	l nute	222 231100104 digital output				
V <sub>INP</sub> , V <sub>INN</sub>	Absolute sensor input	Voltages at INP and INN pin; resulting minimum/maximum differential voltages:	0.2	-	1.2	V

<sup>&</sup>lt;sup>1</sup> VDD must be ≥ 5.25V

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V <sub>ТЕХТ</sub>	External temperature diode or RTD input range	at T1, T2_G2, T3_G1 pin (see Sensor Supply section of this table and chapter 4.3.2 for available configuration options)	0.3	-	1.2	V
R <sub>SENSOR</sub>	External sensor (bridge)	TOP = 1.65V	0.825	-	60	kΩ
NSENSOR	resistance	2-wire Current Loop Mode	3.3	-	60	kΩ
V <sub>DIFFin</sub>	Differential input signal range	Referenced to sensor supply (VDDA <sub>int</sub> )	_	_	800	mV
Diagnostic	s			T.		
Ropen	Broken sensor: values >Ropen set a failure flag	<ul><li>INP1 vs. INN1</li><li>INP2 vs. INN2</li></ul>	100	120	150	kΩ
R <sub>short</sub>	Shorted sensor: values <r<sub>short set a failure flag</r<sub>	<ul> <li>INP1 vs. INN1</li> <li>INP2 vs. INN2</li> <li>INP1 vs. INP2</li> <li>INP2 vs. INN1</li> </ul>	120	-	220	Ω
lleak	Sensor leakage check	Sensor leakage current from INP/INN to VSS: values >I <sub>leak</sub> set a failure flag	0.8	1	2	μА
Vcommon	Sensor Common Mode check (measurement V <sub>INP</sub> - V <sub>AGND</sub> , V <sub>INN</sub> -V <sub>AGND</sub> )	Detects sensor connection failure:	0.4	-	0.6	V <sub>TOP</sub>
$V_{drift}$	AFE gain check, run measurement with dedicated gain, compare with stored values	Input value from R-DAC is applied	-	-	-	-
V <sub>RDAC</sub>	R-DAC differential output voltage	VDDAx = 1.65V:				
		• S = 00		2		
		• S = 01	_	10	-	mV
		• S = 10	_	100		
		• S = 11		200		
R <sub>T_OPEN</sub>		Broken Tx sensor: values >R <sub>T_OPEN</sub> set a failure flag:	1.6	2	3	
	T1, T2_G2, T3_G1 connection check: open	<ul> <li>3 level can be configured</li> <li>INN is drawn to VSS!&gt; is</li> </ul>	0.4	0.5	0.6	ΜΩ
	connection eneck. spen	not applicable in sensor configuration with one bridge at both frontends!	0.07	0.1	0.13	
t <sub>T_OPEN</sub>	Diagnosis time; depends on C <sub>ts</sub> and R <sub>T_OPEN</sub>	Time from diagnose enable to valid output	0.1		10	ms
R <sub>T_SHORT</sub>	T1, T2_G2, T3_G1 connection check: short	Shorted Tx sensor: values <r<sub>T_SHORT set a failure flag:</r<sub>				Ω
	to TOP, BOT, INP, INN	configuration for Pt1000	320	500	650	
VDD	Programmed     (expected) VDD     level	Programmable in 6 steps: 2.2V, 2.7V, 3V, 4V, 5V, 5.25V	2.2		5.25	
	VDD drop below the programmed level signalizes a VDD drop					V
$V_{\text{dropVDD}}$	Voltage level, where the VDD drop is detected		70	85	95	%VDD

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
$VDDX_{BOD}$	VDDA, VDDD brown out detection	VDDX < VDDX <sub>BOD</sub> set a failure flag	67	90	97.5	%VDDX
V <sub>LOSS</sub>	Power/ground loss with respect to AOUT	<ul><li>VAOUT – VDD &gt; VLOSS</li><li>VAOUT – VSS &lt; VLOSS</li></ul>		0.2		V
Power-Up		,	1			
t <sub>STA1</sub>	Start-up time	V <sub>DD</sub> ramp up to interface communication	_	-	5	ms
t <sub>STA2</sub>		V <sub>DD</sub> ramp up to analog operation	_	_	5	ms
t <sub>WUP1</sub>	Wake-up time	Sleep to Active State interface communication	_	2	10	μs
Oscillator	T	T				<u> </u>
f <sub>CLK_HF</sub>	Internal HF-oscillator	At T=27°C	15.8	16	16.2	MHz
	frequency	Across temperature range	15.4		16.6	
f <sub>CLK_LF</sub>	Internal LF-oscillator frequency		25	32	41	kHz
Internal Te	emperature Sensor					T
r <sub>Temp</sub>	Internal temperature sensor resolution	Differential output voltage	_	220	_	μV/K
Digital IO	Pins					ı
V <sub>IL</sub>	Input low voltage	voltage level where the input is recognized as low level	_		30	%VDD
$V_{IH}$	Input high voltage	voltage level where the input is recognized as high level	70		-	%VDD
$V_{\text{lhys}}$	Input hysteresis		10		35	%VDD
$V_{\text{OL}}$	Output low voltage				8	%VDD
$V_{OH}$	Output high voltage		92			%VDD
loL	Output drive low current	V <sub>PAD</sub> = V <sub>OL</sub>				
		VDD = 1.7V	1		2.4	mA
		VDD = 2.6V	2.7		6.6	110.4
		VDD = 5V	9		20	
Іон	Output drive high current	$V_{PAD} = V_{OH}$				
		VDD = 1.7V	1.2		2.3	
		VDD = 2.6V	3.2		6.4	mA
		VDD = 5V	10.9		20.2	
I <sub>pullup</sub>	Weak pull-up current at	V <sub>PAD</sub> = 0V				
	pin RESN	VDD = 1.7V	5		13	
		VDD = 2.6V	17		50	μΑ
		VDD = 5V	84		250	
I <sub>pulldown</sub>	Weak pull-down current	V <sub>PAD</sub> = VDD				
	at pin WAKEUP	VDD = 1.7V	5		11	
		VDD = 2.6V	17		35	μΑ
		VDD = 5V	80		160	
Serial Inte	rfaces					
$f_{\text{C,SPI}}$	SPI clock frequency		_	_	12	MHz
f <sub>C,I2C</sub>	I2C clock frequency		-	_	1	MHz
f <sub>C,I3C</sub>	I3C clock frequency		_	_	12.5	MHz
CD <sub>OWI</sub>	OWI data rate		0.25	_	100	kBit/s

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
Flash Mer	nory					
t <sub>PROG</sub>	NVM program time	Programming time for complete configuration and calibration page:				
		• f <sub>CLK_HF</sub> = 16Mhz	_	360	-	ms
		• f <sub>CLK_HF</sub> = 1Mhz		740		
NNVM	NVM endurance	Number of reprogramming cycles	20000	_	_	Numeric
t <sub>RET,NVM</sub>	Data retention		10	_	_	Years

<sup>1.</sup> ENOB = LOG2(  $2^{\text{rADC}} / 3\sigma_{\text{Noise}}$ ) with for example,  $r_{\text{ADC}}[\text{Bit}] = 24$ .

# 3. Basic System Configuration

## 3.1 System Modes/System Start

The ZSSC3281 can operate in three different main operating modes:

Cyclic Mode

This is the default mode for continuously operating sensors. In this mode autonomous, cyclically repeated sensor measurements are performed and related digital and/or analog output updates are provided. The cyclic sequences for sensor measurements and system diagnostic measurements are configurable and allow to define the output update rate of the conditioned sensor signals. Cyclic Mode supports only a subset of the defined serial interface commands to guarantee deterministic input-output behavior (especially latencies) and to prevent accidental interruption of the conditioned sensor data stream.

Command Mode

This is the most appropriate mode for evaluation, test, and calibration purposes. In this mode, all supported serial interface commands are available. Command Mode can be used for applications requiring re-occurring digital interaction on functions that are not available in Cyclic Mode or certain system configuration changes.

Sleep Mode

This is reserved for future firmware releases which will specifically support power consumption critical applications.

ZSSC3281 provides a fourth operation mode which is not a user accessible operation mode:

Boot/Diagnosis Mode

This is immediately active after power-on or reset of ZSSC3281, while the firmware is still in boot-up phase and the Command Interpreter is not functional yet. The mode is also reached in case the system self-supervision detected a dangerous system fault, which could lead to unreliable or unpredictable behavior of the IC. The serial interfaces are only partly operational in Boot/Diagnosis Mode to allow an external host to read the system status for ZSSC3281. Write access and command execution is not supported.




Figure 5: Main Operating Modes

After power-on (reset) the ZSSC3281 always enters the programmed System Startup Mode (GUI path: Configure\System Control\System Startup) as soon as the firmware boot process is finished.

Each of the three operating modes can be set up as the default start-up mode. Changing the ZSSC3281 to another operating mode is possible via the mode change and start commands: *START\_CM*, *START\_CYC*, *START\_SLEEP* (see section 11.2.1 for details).

The ZSSC3281 supports three different types of digital interfaces: I2C/I3C, SPI, and OWI. All three interface types are available in the different main operating modes, if they were enabled via GUI.

## 3.2 Power Supply

## 3.2.1. Power Supply Modes

ZSSC3281 supports two different main supply modes (Direct VDD Supply and Pre-Regulated High Voltage Supply) and an optional negative voltage supply for the Analog Output Driver. Respective application schematics are shown in sections 3.2.2 and 3.2.3.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
VDD	Low voltage supply		1.8	2.8	5.25	V
VDDHV	High voltage supply	Requires external pre-regulator JFET	VDD+0.5		48	V
VDDN	Negative voltage supply for analog output (AOUT)	Internally generated, requires activation of VDDN Charge Pump		V <sub>ExtShottky</sub>		V
	analog output (AOOT)	Externally supplied	0	-0.3V	-0.5V	V
VSS	Analog ground reference			0		V
VSSD	Digital ground reference			0		V
C <sub>VDD</sub>	External supply buffer cap			10		μF
C <sub>V3D</sub>	Regulated internal supply buffer cap			1		μF
	Negative cumply buffer con	Internally generated VDDN		1		μF
$C_{VDDN}$	Negative supply buffer cap	Externally supplied VDDN				
Сну	External high voltage buffer cap	All applications except 2-wire Current Loop		10		μF

RENESAS

**Table 2: Power Supply Specifications** 

## 3.2.2. Direct VDD Supply




Figure 6: Application with Direct IC Supply

The Direct VDD Supply configuration requires the LDO pin to be connected to VSS on PCB level. To minimize power consumption in all operation modes, the LDO driver circuit is turned off as soon as the user selects 'Direct VDD Supply' mode during device configuration (see GUI Tab: Configure\PowerSupply & Oscillator\Supply Mode).

## 3.2.3. Pre-Regulated High Voltage Supply




Figure 7: Application with External Regulator

Higher supply voltages than 5.25V require an external JFET as pre-regulation device. The LDO output pin of ZSSC3281 is able to drive the JFET devices listed in Table 3 in a circuit configuration as shown in Figure 7.

Table 3: Supported JFET Devices

Manufacturer	Туре	VTH	ID/A
Supertex inc.	DN3545	-3.5 to -1.5V	0.2
Infineon	BSP149	-1.8 to -1V	0.66
Infineon	BSS169	-2.9 to -1.8V	0.17

The output voltage of the JFET assisted pre-regulator is configurable as shown in Table 4. In the GUI it can be configured through the field Configure\PowerSupply & Oscillator\Regulated VDD.

**Table 4: JFET Assisted VDD Pre-Regulator Parameters** 

Configurable Pre-Regulator Output Voltage (VDD)	VDDHV Min	VDDHV Max	Unit
3V	3.5	48	V
4V	4.5	48	V
5V	5.5	48	V
5.25V	5.75	48	V

Besides the VDD buffer capacitor  $C_{\text{\tiny VDD}}$  another buffer capacitor  $C_{\text{\tiny HV}}$  is recommended on the high voltage supply VDDHV for stability reasons.

### 3.2.4. Negative Voltage Supply for AOUT

To support True-0V signals on the Analog Output (AOUT), ZSSC3281 provides an option to externally supply a negative voltage rail for the AOUT buffer at VDDN. VDDN supply specifications are shown in Table 2.

The negative VDDN voltage can also be generated by an internal charge pump circuit. The internal charge pump can be activated through GUI field: Configure\AOUT\VDDN Charge Pump.

The charge pump function is only available for all AOUT Operation Modes with Voltage Output. The charge pump circuit requires an external buffer capacitor CVDDN and a Shottky Diode to work properly.

If no True-0V signals are required at AOUT, the user must directly connect VDDN with VSS on PCB level.

## 3.3 System Clocks

#### 3.3.1. Internal Oscillators and Specifications

ZSSC3281 is equipped with two internal oscillators:

- · Calibrated, first order temperature compensated 16MHz system clock oscillator
- Un-calibrated, first order temperature compensated 32kHz ultra low power oscillator

**Table 5: Oscillator Specifications** 

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
f <sub>CLK_HF</sub>	Internal HF-oscillator	At T = 27°C	15.8	16	16.2	MHz
	frequency	Across temperature range	15.4		16.6	
f <sub>CLK_LF</sub>	Internal LF-oscillator		25	32	41	kHz
	frequency					

### 3.3.2. Main System Clock

The Main System Clock, which drives the MCU, the memories (ROM, Flash, SRAM), and the peripherals is derived from the internal System Clock Oscillator. By default, the oscillator frequency (16MHz) is directly applied across the entire system without further down division. Hardware and software driven clock gating are applied to maintain a low power consumption.

For applications where power consumption of ZSSC3281 is a concern, the Main System Clock can be reduced by choosing a system clock source divider other than the value of div1. The maximum divider factor can be 16 (div16), which sets the Main System Clock to 1MHz.

The system clock divider can be changed via GUI field: Configure\PowerSupply and Oscillator\System Clock Source Divider.

If the ZSSC3281 is operated in a 2-Wire Current Loop setup (and respective GUI configurations are made) a reduction of the Main System Clock to 1 MHz is mandatory to meet the maximum system current consumption specification (<4 mA) over the entire temperature range. In this case the 'System Clock Source Divider' is not selectable by the user.

## 3.3.3. Always-On Clock

The 32kHz always-on clock is used by the System Management Unit to control the power-up-sequence of the ZSSC3281 device, as well as by the internal watchdog and the low speed timer.

# 3.4 System Reset

The ZSSC3281 becomes reset at following scenarios:

Power On Reset Voltage at VDD or VDDD is below limits as specified in section 2.4.

External Reset RESN Pin of ZSSC3281 is set to LOW.

Self-Reset Self supervision via system diagnosis detected a critical system state and sets system

in safe reset state.

**Table 6: VDDD Power-On-Reset Specifications** 

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V <sub>riseVDDD</sub>	reset release voltage	VDDD level where reset is released	1.35		1.8	V
V <sub>fallVDDD</sub>	reset voltage	VDDD level where reset is generated	1.1		1.6	V
$V_{hysVDDD}$	reset hysteresis voltage		50		500	mV

# 4. Analog Front End (AFE)

# 4.1 AFE Signal Path




Figure 8: Block Diagram Analog Front End

# 4.2 Bridge Sensor Inputs

# 4.2.1. Resistive Bridge Sensors

**Table 7: Resistive Bridge Parameters** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>br</sub>	Bridge resistor	Constant Voltage Mode	onstant Voltage Mode 0.825		60	1.0
		Constant current mode	0.1		60	kΩ
C <sub>br</sub>	Bridge capacitance, depends on the required resolution: $\tau = R_{br} \times C_{br}$ defines the settle time.	Filter capacitances C <sub>br</sub> between INNx/INPx and VSS		1		nF
Vsig	Signal span	mV/V is related to the bridge supply			500	mV/V
V <sub>off</sub>	Signal offset	For example, $V_{sig} = 1mV> V_{off} = 20mV$			2000 20	% off V <sub>sig</sub> 1/ V <sub>sig</sub>

**Table 8: Resistive Bridge Application Configurations** 

Type #	Application Case	AFE1	AFE2	Comment
1	One resistive sensor	Resistive sensor 1	-	
2	Two resistive sensors	Resistive sensor 1	Resistive sensor 2	Not available with 2-wire current loop operation
3	One resistive sensor at both inputs	Resistive sensor 1 (normal speed)	Resistive sensor 1 (low speed)	Not available with 2-wire current loop operation





Figure 9: Bridge Sensor Type 1







Figure 11: Bridge Sensor Type 3

Figure 10: Bridge Sensor Type 2

The resistive bridge can be sourced in either Constant Voltage mode (V-source) or in Constant Current mode (I-source), requires low resistance.



Legend:

Gray components: can be activated "either-or" via the GUI.

Figure 12: Resistive Bridge Bias Configurations

In constant current mode the bridge output must be set into the common input range of the PGA. This can be done with a low side external resistor  $R_L$  or with the internal resistor  $R_{TL}$ .

In constant Voltage Mode the bridge current can be reduced by inserting the internal high and low side resistors  $R_{TH}$ ,  $R_{TL}$  or by adding external resistors  $R_H$  and  $R_L$ .

**Table 9: Resistive Bridge Supply Parameters** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>TOP1/2</sub>	Output voltage at TOP1/2	Direct voltage output		VDDA		V
Cload	Load capacitance				2.2	nF
I <sub>load</sub>	Load current				2	mA
I <sub>Tbias</sub>	Current out of TOP1/2		5		500	μA
R <sub>TH</sub> , R <sub>TL</sub>	Bias resistor		1.3		40	kΩ

# 4.2.2. Thermocouple and Thermopile Sensors




Figure 13: Thermocouple/Thermopile Input and Bias Configuration

Table 10: Thermopile/Thermocouple Parameters

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{\text{in}}$	Differential input voltage signal range at INP1/2, INN1/2		0.01		10	mV
I <sub>leak</sub>	Input leakage current at INP1/2, INN1/2			200		nA
R <sub>THP</sub>	Thermocouple/Thermopile resistance			100		kΩ
ADCres	Resolution	Programmable ADC resolution	10		24	bit
ENOB	Effective resolution	±1.5sigma	10			bit

# 4.3 Auxiliary Temperature Sensor Inputs

## 4.3.1. Internal PTAT Temperature Sensor




Figure 14: PTAT Sensor Configuration

**Table 11: Internal PTAT Parameters** 


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>meas</sub>	Measurement range		-55		125	°C
Ε <sub>T</sub>	Measurement error	Calibrated	-5		5	К
ADCres	Resolution	Programmable ADC resolution	10		15	bit
T <sub>res</sub>	Effective resolution	±1.5sigma	2			LSB/°C
S	Sensitivity	Differential output voltage	218		230	μV/K

## 4.3.2. External Temperature Sensors

Three different external sensor types can be used to measure the temperature of the main sensor or a media temperature in the auxiliary signal path of the AFEs:

- PTC
- Diode
- TC Bridge Sensor


The PTC and Diode Sensors can be supplied either in Sink Mode or in Source Mode as shown in Figure 15. The gray marked components can be activated "either-or" via the GUI. The AGND potential is at VDDA/2.



Gray components: can be activated "either-or" via the GUI. The AGND potential is at VDDA/2.

Figure 15: PTC, Diode Sensor Bias Configurations

TC Bridge Sensor configurations can be supplied in Differential Mode or Source Mode as shown in Figure 16.



Gray components. can be delivated clinici of via the Cost. The North potential is at VBB/V2

Figure 16: TC Bridge Sensor Bias Configurations

**Table 12: External Temperature Sensor Parameters** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>sensor</sub>	Sensor resistance (PTC/TC Bridge Sensor)		50		1M	Ω
ADCres	ADC resolution	Programmable ADC resolution	10		15	bit
ENOB	Effective resolution	±1.5sigma	14			bit

# 4.4 Programmable Gain Amplifier (PGA)




Figure 17: PGA Architecture

The first amplifier (gain1) has a built in PGA offset compensation (auto-zero) that is refreshed at the beginning of every measure cycle. The second stage has no offset compensation. The second stage amplifier offset is present at the PGA output with offset x gain2. Both PGA amplifier stages have built-in chopper functionality to suppress 1/f noise.

The gain settings that can be selectively programmed for both PGA stages are listed in Table 13.

Table 13: PGA Gain Steps

Gain1	Gain2
1.2	1.1
2	1.2
4	1.3
6	1.4
11.9	1.5
19.8	1.6
29.6	1.7
39.2	1.8
58.1	
76.6	
112	
143	
187	
223	
275	

Certain bridge sensors show noticeable DC offsets in their differential output voltage (usable differential voltage range is offset from zero). The sensor DC offset limits the maximum PGA gain, which can be applied without putting the PGA into saturation. In order to compensate for such sensor offsets, the PGA can be programmed to shift the input signal by a certain offset voltage before it gets gained up. The default shift is 0mV, the offset can be compensated by 15 steps in positive and negative direction as shown in Table 14. The PGA offset shift function is offered only for PGA Gain1 ≥ 11.9.

**Table 14: PGA Input Offset Compensation Steps** 

11.9 ≤ Gain1 ≤223 [mV]	Gain1 = 275 [mV]		
0	0		
±1.9	±1.5		
±3.8	±3		
±5.6	±4.5		
±7.5	±6		
±9.4	±7.5		
±11.3	±9		
±13.1	±10.5		
±15	±12		
±16.9	±13.5		
±18.8	±15		
±20.6	±16.5		
±22.5	±18		
±24.4	±19.5		
±26.3	±21		
±28.1	±22.5		




Figure 18: PGA Input Offset Compensation

PGA gain and the Input Offset Compensation value can be programmed separately for the two Main bridge sensors and for the three External auxiliary temperature sensors that can be connected to the ZSSC3281. The PGA Input offset compensation feature is limited to SM+/SM- and SM+ sequencer configurations which are described in section 4.6.

**Table 15: PGA Parameters** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Gain	Total PGA gain	Programmable in 15/8 steps:  stage1: 15 steps, 1.2 to 275  stage2: 8 steps, 1.1 to 1.8	1.32		495	V/V
Egain	Gain error absolute		-5		5	%
Egain	Gain error over-temperature	Temperature compensated sensors do not require calibration over-temperature.	-0.2		0.2	%
V <sub>diff</sub>	Differential input voltage		-0.8		0.8	V
V <sub>cmi</sub>	Input common mode voltage			VDDA/2		V
Vin	Absolute input voltage at INN, INP		0.2		1.2	V
V <sub>off</sub>	Input offset compensation	Gain1 ≤223	-28.1		28.1	mV
		Gain1 =275	-22.5		22.5	mV
BW	Bandwidth			5		kHz
t <sub>az</sub>	Auto-zero time		10		•	μs
f <sub>ch</sub>	Chopper frequency			100		kHz

## 4.5 Analog-to-Digital Converter (ADC)

An incremental delta-sigma analog-to-digital converter (ADC) is used to digitize the PGA signal. To allow optimizing the trade-off between conversion time and resolution, the resolution can be programmed from 10-bit to 24-bit. The ADC processes differential input signals around its input common mode level VDDA/2. Table 16 lists the ADC resolution, signal ranges, conversion times for a single analog-to-digital conversion.

ADC Resolution [Bits]	Full Scale Input Voltage V <sub>fs</sub> [V]	LSB Size V <sub>LSB</sub> [μV]	Conversion Time, Typical, Τ <sub>Conv</sub> [μs]	Conversion Rate, Typical, F <sub>Conv</sub> [kHz]
10	±1.375	2768.638	32.54	30.73
11	±1.382	1391.718	43.75	22.86
12	±1.387	698.499	59.59	16.78
13	±1.391	350.189	81.99	12.20
14	±1.394	175.428	113.68	8.80
15	±1.395	87.832	158.49	6.31
16	±1.397	43.958	221.86	4.51
17	±1.398	21.994	311.48	3.21
18	±1.398	11.002	438.22	2.28
19	±1.399	5.503	617.46	1.62
20	±1.399	2.752	870.94	1.15
21	±1.399	1.376	1229.41	0.81
22	±1.400	0.688	1736.38	0.58
23	±1.400	0.344	2453.33	0.41
24	±1.400	0.172	3467.25	0.29

**Table 16: ADC Configuration Parameters** 

The ADC can perform an additional offset shift (independent of the PGA shifting) in order to adapt input signals with offsets to the ADC input range. Enabling the offset shift causes the ADC to perform an additional amplification of the ADC's input signal by factor x2. This must be considered for a correct PGA configuration setup.

The ADC offset shift feature is limited to SM+/SM- and SM+ sequencer configurations which are described in section 4.6.

The shift values in Table 17 are related to the input voltages at INP, INN:

• Full scale differential input voltage:  $V_{INdiff\_fs} = \frac{v_{fs}}{Gain}$ 

Differential input shift voltage: V<sub>INdiff\_shift</sub>

• Maximum, minimum differential input voltage:  $V_{INdiff\ max}$ ,  $V_{INdiff\ min}$ 

**Table 17: ADC Input Offset Shift Steps** 

PGA Polarity	ADC Shift Enable	ADC Gain	ADC shift	VINdiff_shift/ VINdiff_fs	V INdiff_min/ VINdiff_fs	V INdiff_max/ VINdiff_fs
Positive		4	0	no shift	-1	+1
Negative	0	x1	0	no shift	+1	-1
		x2	1	7/8	-1/16	+15/16
			2	6/8	-2/16	+14/16
			3	5/8	-3/16	+13/16
Desitive				4	4/8	-4/16
Positive	1		5	3/8	-5/16	+11/16
			6	2/8	-6/16	+10/16
			7	1/8	-7/16	+9/16
			0	no shift	-1/2	+1/2
Negative			0	no shift	+1/2	-1/2

PGA Polarity	ADC Shift Enable	ADC Gain	ADC shift	VINdiff_shift/ VINdiff_fs	V INdiff_min/ VINdiff_fs	V INdiff_max/ VINdiff_fs
			1	1/8	-9/16	+7/16
			2	2/8	-10/16	+6/16
			3	3/8	-11/16	+5/16
Negative			4	4/8	-12/16	+4/16
. rogao			5	5/8	-13/16	+3/16
			6	6/8	-14/16	+2/16
			7	7/8	-15/16	+1/16

## 4.6 AFE Sequencer

The measurement flow, especially the frequency of Main bridge measurements vs. Auxiliary measurements can be configured by the user. Once started by the ARM M3 MCU, the measurement flow runs autonomously controlled by the AFE. The AFE Sequencer state machine ensures predictable measurement timing in the continuous cyclic operation of ZSSC3281.

The AFE Sequencer carries out AFE measurements based on a measurement slot mechanism. There can be up to eight measurement slots assigned per AFE, which form a single measurement sequence. A measurement sequence can be executed only once (for example, initiated by a dedicated command request) or continuously cycled in Cyclic Mode operation of ZSSC3281.

Each of the measurement slots can be individually configured for the following measurement types:

- Sensor Measurement SM+: bridge inputs INP/INN directly converted (non-inverted)
- Sensor Measurement SM-: bridge inputs INP/INN flipped (inverted)
- Auxiliary Measurement aux<sub>i:</sub> cycles through the Auxiliary measurement vector




Figure 19: Measurement Slot Configuration with Two Example Configurations

The actual number of measurement slots per measurement sequence can be defined by the user and may vary between 1 and 8. The hardware allows to configure any combination based on the above definitions, but not all combinations lead to reasonable measurement schemes. The GUI supports the user in selecting proper measurement schemes. Figure 19 shows to reasonable example configurations. The measurement schemes are explained in further detail in subsequent chapters 4.6.3 to 4.6.5.

Auxiliary measurements usually have lower response time requirements than measurements on the main sensor bridge. The auxiliary measurements are therefore cycled orthogonal to the main loop of the sequencer. Activated auxiliary measurements become listed in the so called Auxiliary measurement vector. The vector index 'i' gets increased after each executed auxi slot and starts over after the entire set of active measurements was completed. The configuration options for of auxiliary measurements are further detailed in section 4.6.2




Figure 20: Auxiliary Measurement Configuration, and Corresponding Measurement Flow

Figure 20 illustrates the sequencer operation with an example configuration. During the 3rd measurement slot (configured as aux<sub>i</sub>), the first enabled auxiliary measurement is executed ("PTAT", internal temperature sensor). When the measurement sequence (SM+/SM-/aux<sub>i</sub>) is executed again in Cyclic Mode, the next enabled auxiliary measurement is executed ("T1", external temperature sensor). Similarly, "Bridge1 open" and "Bridge1 short" diagnostics measurements are carried out in following measurement sequence cycles. During the 5th execution of the measurement sequence, the PTAT auxiliary measurement is carried out again.

### 4.6.1. Bridge Sensor Measurement Configuration

The main bridge sensor signals can be measured in three ways:

- SM+/SM- (or SM-/SM+) measurement
- SM+/AZ measurement
- SM+ without AUX AZ measurement



SM+ (AUX)



Figure 21: SM+/SM- (or SM-/SM+)
Measurement

Figure 22: SM+/AZ Measurement

AZ

Figure 23: SM+ Without AZ Measurement

Configurations in Figure 21 and Figure 22 provide digital offset compensation of the entire signal path in the Analog front end. The respective calculations that need to be done are shown in Figure 35 in section 5.1. The configuration in Figure 23 only provides analog offset compensation in the first stage of the PGA. The offsets of the second PGA stage and the ADC offset are not compensated.

In the SM+/SM- configuration, the bridge inputs INP/INN are first converted straight forward in the SM+ measurement slot and second with an internally flipped INP/INN input signal in SM- slot. For the SM+/AZ configuration, the second measurement (AZ) is performed without applied input signal. INP/INN become disconnected form the sensor and internally shorted for AZ measurements.

Since signal integration time the SM+/SM- configuration is twice as long as in in the SM+/AZ configuration (same ADC resolution settings assumed), the SM+/SM- configuration achieves approx. 0.5 bit better noise performance than the SM+/AZ configuration. However, the longer input signal integration time of the SM+/SM- configuration leads to an increased measurement latency as described in section 4.6.3 and 4.6.4.

The Auto-zero measurement (AZ) belongs to the group of auxiliary measurements and is cycled less often if further auxiliary measurements are defined in the Auxiliary measurement vector. Since the offset in the internal signal path varies rather slowly, the Auto-zero compensation still remains very accurate, even for a long Auxiliary measurement vector.

Because most sensor applications also require other auxiliary measurements, the assignment of the AZ measurement to the group of auxiliary measurements helps to reduce the worst case measurement latency on the main bridge sensor. This is because the SM- slot as needed in configuration of Figure 21, can be omitted.

The lowest measurement latency is achieved with the "SM- only" configuration in Figure 23. However, this is only true if no other auxiliary measurements are needed for the desired sensor application.

A further influence on the overall measurement time has the input settling time, which is required depending on the output resistance of the external sensors, respective capacitive loads on the signal lines and the ADC resolution selected by the user. The input settling time is always inserted before an ADC conversion starts and can be configured in the GUI for main bridge measurements via Configure\AFE\Bridge\SetTime[\muss] and for auxiliary temperature measurements via Configure\AFE\Temperature\SetTime[\muss].

Considering achievable measurement latencies and noise performance, configuration in Figure 21 is better when higher ADC resolutions are required or for sensor configurations with fast input settling, while configuration in Figure 22 and Figure 23 are preferable when lower ADC resolutions become selected or for sensor configurations requiring long input settling times (bridge settling time has a considerable impact on the timing budget).

### 4.6.2. Auxiliary Measurement Configuration

The supported auxiliary measurements are:

- Auto-zero for internal signal path
- Temperature on sensor input T1
- · Temperature on sensor input T2
- Temperature on sensor input T3
- Internal PTAT
- AFE diagnostic checks
  - Sensor connection checks for all external sensors (Short to TOPx pin or BOTx pin and Open)
  - Bridge sensor leakage to VSS in Thermocouple/Thermopile operation mode of the AFE
  - Bridge signal range check
  - AFE gain and offset drift supervision via internal reference DAC

They can be activated in the GUI via tabs Configure\AFE\Sequencer, Configure\AFE\Temperature Selection and Diagnostic\Sensor/AFE.

### 4.6.3. Deterministic Input Step Response with SM+/SM- Configuration

As described in section 4.6.1, sensor configurations with fast input settling or applications requiring higher ADC resolutions are better served with the SM+/SM- scheme for the main bridge measurement. For the following step response consideration, the below application example is used:

- Sensor Measurement (non-inverted)
- Sensor Measurement (inverted)
- Auxiliary Measurement (e.g. for sensor temperature)
- Note: SM+ and SM- can be exchanged yielding to the same result




Figure 24: SM+/SM- Configuration

The worst-case input to output latency consists of:

- 4 sensor A2D-conversion times (duration depending on selected ADC resolution)
- 1 auxiliary conversion time (fixed duration, based on longest auxiliary conversion timing)
- 1 SSC calculation

• 1 settling time at AOUT, if AOUT is enabled




Figure 25: Measurement Flow and Latency for SM+/SM- Configuration

### 4.6.4. Deterministic Input Step Response with SM+/AZ Configuration

Since the SM+/SM- configuration samples the input signal twice as long as the SM+/AZ configuration and it suffers a noticeable timing overhead for sensor configurations with slow sensor input signal settling, a second SM+/AZ measurement scheme with deterministic step response times is available. For the following step response consideration, the below application example is used:

- Sensor measurement (non-inverted)
- Auxiliary measurement (for example, for sensor path Auto-zero and/or Sensor Temperature) within the auxiliary measurement vector



Figure 26: SM+/AZ Configuration

As shown in Figure 27, the worst-case latency consists of:

- 2 sensor AD-conversion times (duration depending on selected ADC resolution)
- 1 auxiliary conversion time (fixed duration, based on longest auxiliary conversion timing)
- 1 SSC calculation
- 1 settling time at AOUT, if AOUT is enabled

Assuming equal ADC resolution settings for the SM+/SM- configuration as described in section 4.6.3 and the SM+/AZ configuration described in this section, the worst case input to output latency is shorter by two sensor AD-conversion times in case of the SM+/AZ setup. The auxiliary measurement duration in the SM+/AZ setup may become slightly longer than for the SM+/SM- configuration, since it is determined by the AZ measurement time if the selected resolution of the main bridge is larger than the resolutions of all other active auxiliary measurements. This is because the resolution of the AZ measurement is set by the resolution of the SM+ measurement and the longest measurement of the Auxiliary measurement vector determines the duration of the auxi slot(s)




Figure 27: Measurement Flow and Latency for SM+/AZ Configuration

## 4.6.5. Accelerated Bridge Measurements with Sparsely Inserted Auxiliary Measurements

For applications which focus on highest conversion rates at the bridge sensor input but do not require a deterministic maximum input to output latency of the corrected sensor signal, auxiliary measurements can be sparsely inserted to occur only after a certain number of measurement sequences were executed by the AFE sequencer. This way, auxiliary measurements become executed even more seldom, giving the main sensor bridge measurements priority.

The AFE sequencer can be configured such that an  $aux_i$  measurement is only executed (inserted) after every Px measurement sequence. P can be selected as 2, 4, or 8. Figure 28 shows an example of a measurement flow with P = 2.



Figure 28: Auxiliary Measurement Executed after Every Second Measurement Cycle




Figure 29: Sequencer Setup for Highest Update Rate on Bridge Sensor – aux<sub>i</sub> Executed after Eighth Measurement Cycle

## 4.7 AFE Dual Speed Mode

The AFE Dual Speed Mode operation is intended for single bridge sensor applications that require a fast transient step response combined with a high resolution steady state signal at analog and serial interface outputs. It can be activated in the GUI via Configure\AFE\Sequencer\AFE Selection and Configurability\Dual speed AFE with AOUT.

In AFE Dual Speed Mode the sensor bridge is measured by both frontends (AFE1 and AFE2) in parallel, see Figure 30 for the required input configuration. AFE Dual Speed Mode allows the operation of one external temperature sensor (T1) or the internal temperature sensor (PTAT).




Figure 30: Input Configuration in AFE Dual Speed Mode

The fast reaction of the bridge sensor input is achieved through AFE1, which runs at low resolution (10 bit) and highest update rate. AFE2 runs on high resolution (SM+/SM- sequencer, 16bit) and a slower update rate.




Figure 31: Sequencer Illustration for AFE1 and AFE2

A digital algorithm decides whether the SSC conditioned results of AFE1 or AFE2 are forwarded to the outputs. By default, the more precise data of AFE2 is forwarded. As soon as a significant signal step occurs at the bridge sensor inputs, the algorithm switches from the slower AFE2 to the fast AFE1. After the transition to AFE1, the outputs follow the AFE1 results with its speed, accuracy, and noise properties.

AFE1 stays active for at least the duration of approximately two slow AFE2 conversions. If no further significant input signal variation is detected within this time, the algorithm switches back from AFE1 to AFE2. See Figure 32 for a graphical explanation of the algorithm.

An input step is detected if the signal difference between AFE1 and AFE2 crosses Threshold 1 (can be setup via GUI Configure\AFE\Sequencer\Dual Speed AFE with AOUT). Once an input step was detected and outputs were switched to AFE1, a count down timer is started to let AFE1 process a number of approximately 60 samples. The actual sample number is between 57 and 61, depending on the configured AFE2 bridge settling time and is automatically calculated by the GUI. Once the count down timer expired, the outputs are switched back from AFE1 to AFE2 if no further step was detected.

To judge the signal variation after the initial step detection, all new AFE1 measurement results are compared against an AFE1 reference result that was stored at the preceding threshold crossing. A further step is detected when the comparison difference is larger than Threshold 2 (can also be setup via GUI). In this case a new AFE1 reference value is stored and the count down timer is reset.

The algorithm detects signal changes which span over multiple AFE1 conversions (see Figure 32), it compares the current measurement result with a reference value from several conversion periods back in time. The user can modify the dynamic behavior of the algorithm be modifying the Threshold 1 and Threshold 2 settings.




Figure 32: Step Response in Dual Speed Mode for a Significant Single Input Step

The AFE Dual Speed Mode is available for following SSC outputs:

- all Analog Output (AOUT) Modes with exception of 2-wire current loop mode
- all Serial interface outputs

AFE Dual Speed Mode is not available for:

- 2-wire current loop operation
- PMW/FOUT output modes
- Signal Post processing features: EOC, ALARM, Output Filtering.
- AFE diagnosis features

The dynamic Sensor Bridge configuration is fixed to:

- AFE1: 10bit, SM+ only
- AFE2: 16bit, SM+/SM-
- The auxi cycle in the sequencer becomes automatically activated if T1 or PTAT are selected. If no temperature sensor is selected, the auxi cycle shown in Figure 31 is removed.

With the dynamic AFE configuration setup a worst case input step latency of 0.35ms is achievable at AOUT. The precise signal settles maximum 5ms after stable input signal.

# 5. Sensor Signal Conditioning

# 5.1 Signal Conditioning Data Path




Figure 33: SSC Signal Data Path

## 5.2 Basic SSC Math options

ZSSC3281 supports basic second-order compensation of sensor nonlinearities. The following basic SSC math options are available:

- · Sensor signal correction
  - SOT Curve-0: Parabolic compensation curve
  - SOT Curve-1: S-shaped compensation curve
- Temperature signal correction

The parabolic compensation is recommended for most sensor types. The applied SSC math option can be selected in the GUI through the field Calibration\Curve.

#### 5.2.1. Main Sensor Signal Correction

The available SSC capabilities for SOT Curve-0 and SOT Curve-1 are described below. The used equation terms are as follows:

S Corrected sens	r reading output via I2C, O	DWI, or SPI; range $[0_{\sf HEX}$ to FFFFI	FF <sub>HEX</sub> ]
------------------	-----------------------------	--	---------------------

$S_R$	aw F	Raw sensor	reading from	ADC	(after A	${\sf Z}$ correction,	, if selected	l); range	[-7FFFFF <sub>HE&gt;</sub>	⟨to 7FFFFF <sub>HEX</sub>	]
-------	------	------------	--------------	-----	----------	-----------------------	---------------	-----------	----------------------------	---------------------------	---

Gain\_S Sensor gain term; range [-7FFFFFHEX to 7FFFFFHEX]

Offset\_S Sensor offset term; range [-7FFFFHEX to 7FFFFHEX]

Tcg Temperature coefficient gain term; range [-7FFFFFHEX to 7FFFFFHEX]

Tco Temperature coefficient offset term; range [-7FFFFFHEX to 7FFFFFHEX]

T\_Raw Raw temperature reading (after AZ correction); range [-7FFFFHEX]

SOT\_tcg Second-order term for Tcg non-linearity; range [-7FFFFHex to 7FFFFHex]

SOT\_tco Second-order term for Tco non-linearity; range [-7FFFFHex to 7FFFFHex]

SOT\_sens Second-order term for sensor non-linearity; range [-7FFFFHex to 7FFFFHex]

SENS\_shift Post-calibration, post-assembly offset shift; range [-7FFFFFHEX to 7FFFFFHEX]

... Absolute value

 $[...]_{ll}^{ul}$  Bound/saturation number range from ll to ul, over-flow/under-flow is reported as saturation in the status byte

All raw data and compensation coefficients supplied to the formulas are required in the following 24-bit data format:

Table 18: Data Format of Raw ADC Readings

Bit-Number	23	22	21	20	 2	1	0
Meaning, Weighting	-2°	2 <sup>-1</sup>	2 <sup>-2</sup>	2 <sup>-3</sup>	 2 <sup>-21</sup>	2 <sup>-22</sup>	2 <sup>-23</sup>

Table 19: Data Format of 24-bit SSC Coefficients

Bit-Number:	23	22	21	20	 2	1	0
Meaning, Weighting	0 = positive 1 = negative	2 <sup>1</sup>	2 <sup>0</sup>	2 <sup>-1</sup>	 2 <sup>-19</sup>	2 <sup>-20</sup>	2 <sup>-21</sup>

The compensated result data is supplied in the following 24-bit data format:



Table 20: Data Format of Corrected SSC Results (S and T)

Bit-Number:	23	22	21	20	 2	1	0
Meaning, Weighting	20	2-1	2-2	2 <sup>-3</sup>	 2 <sup>-21</sup>	2 <sup>-22</sup>	2 <sup>-23</sup>

#### 5.2.1.1. SOT Curve-0 (Parabolic Compensation)

Simplified:

$$K_1 = 2^{23} + \frac{T_Raw}{2^{23}} \cdot \left(\frac{4 \cdot SOT_tcg}{2^{23}} \cdot T_{Raw} + 4 \cdot Tcg\right)$$
 Equation 1

$$K_2 = 4 \cdot Offset_S + S_raw + \frac{T_Raw}{2^{23}} \cdot \left(\frac{4 \cdot SOT_tco}{2^{23}} \cdot T_{Raw} + 4 \cdot Tco\right)$$
 Equation 2

$$Z_{SP} = \frac{4 \cdot Gain\_S}{2^{23}} \cdot \frac{K_1}{2^{23}} \cdot K_2 + 2^{23}$$
 (delimited to positive number range)

$$S = \frac{Z_{SP}}{2^{23}} \cdot \left(\frac{4 \cdot SOT\_sens}{2^{23}} \cdot Z_{SP} + 2^{23}\right) + SENS\_shift \qquad (delimited to positive number range)$$

Complete:

$$K_{1} = \left[ 2^{23} + \left[ \frac{T_{Raw}}{2^{23}} \cdot \left[ \left[ \frac{SOT_{tcg}}{2^{21}} \cdot T_{Raw} \right]_{2^{25}-1}^{2^{25}-1} + 4 \cdot Tcg \right]_{2^{25}}^{2^{25}-1} \right]_{2^{25}}^{2^{25}-1} \right]_{2^{25}}^{2^{25}-1}$$
Equation 5

$$K_{2} = \left[ 4 \cdot \text{Offset\_S} + \left[ S_{\text{raw}} + \left[ \frac{T_{\text{Raw}}}{2^{23}} \cdot \left[ \left[ \frac{\text{SOT\_tco}}{2^{21}} \cdot T_{\text{Raw}} \right]_{.2^{25}}^{2^{25}-1} + 4 \cdot \text{Tco} \right]_{.2^{25}}^{2^{25}-1} \right]_{.2^{25}}^{2^{25}-1} \right]_{.2^{25}}^{2^{25}-1}$$
**Equation 6**

$$Z_{SP} = \left[ \left[ \frac{\text{Gain\_S}}{2^{21}} \cdot \left[ \frac{K_1}{2^{23}} \cdot K_2 \right]_{-2^{25}}^{2^{25}-1} + 2^{23} \right]_{0}^{2^{25}-1} + 2^{23} \right]_{0}^{2^{25}-1}$$
 Equation 7

$$S = \left[ \left[ \frac{Z_{SP}}{2^{23}} \cdot \left[ \left[ \frac{SOT\_sens}{2^{21}} \cdot Z_{SP} \right]_{2^{25}}^{2^{25}-1} + 2^{23} \right]_{2^{25}}^{2^{25}-1} + SENS\_shift \right]_{0}^{2^{24}-1}$$
**Equation 8**

## 5.2.1.2. SOT Curve-1 (S-shaped Compensation)

Simplified:

$$Z_{SS} = \frac{4 \cdot Gain_{-}S}{2^{23}} \cdot \frac{K_1}{2^{23}} \cdot K_2$$
 (K<sub>1</sub> and K<sub>2</sub> according to Equation 1 and Equation 2)

$$S = \frac{Z_{SS}}{2^{23}} \cdot \left(\frac{4 \cdot SOT\_sens}{2^{23}} \cdot |Z_{SS}| + 2^{23}\right) + 2^{23} + SENS\_shift \qquad (delimited to positive number range)$$

Complete:

$$Z_{SS} = \left[ \frac{\text{Gain\_S}}{2^{21}} \cdot \left[ \frac{K_1}{2^{23}} \cdot K_2 \right]_{-2^{25}}^{2^{25}-1} \right]_{2^{25}}^{2^{25}-1}$$
Equation 11

RENESAS

$$S = \left[ \left[ \frac{Z_{SS}}{2^{23}} \cdot \left[ \frac{SOT\_sens}{2^{21}} \cdot |Z_{SS}| \right]_{-2^{25}}^{2^{25}-1} + 2^{23} \right]_{-2^{25}}^{2^{25}-1} + 2^{23} \right]_{-2^{25}}^{2^{25}-1} + SENS\_shift \right]_{0}^{2^{24}-1}$$
**Equation 12**

## 5.2.2. Temperature Signal Correction

Temperature is measured either internally by the ZSSC3281, through an additional external element, or by means of a combination of ZSSC3281 internal and external temperature sensing capabilities. Temperature correction contains both linear gain and offset terms as well as a second-order term to correct for any nonlinearities. For temperature, second-order compensation is always parabolic.

The correction equation terms are as follows:

T Corrected temperature sensor reading output via digital interface; range [0HEX to FFFFFHEX]

Gain\_T Gain coefficient for temperature; range [-7FFFFFHEX to 7FFFFFHEX]

T\_Raw Raw temperature reading after AZ correction; range [-7FFFFFHEX to 7FFFFFHEX]

Offset\_T Offset coefficient for temperature; range [-7FFFFFHEX to 0x7FFFFFHEX]

SOT\_T Second-order term for temperature source nonlinearity; range [-7FFFFFHEX]

T\_Shift Shift for post-calibration/post-assembly offset compensation [-7FFFFFHEX]

The correction formula is best represented as a two-step process as follows:

Simplified:

$$Z_{T} = \frac{4 \cdot Gain\_T}{2^{23}} \cdot (T\_Raw + 4 \cdot Offset\_T) + 2^{23}$$
 (delimited to positive number range) **Equation 13**

$$T = \frac{Z_T}{2^{23}} \cdot \left(\frac{4 \times SOT_T}{2^{23}} \cdot Z_T + 2^{23}\right) + T_shift \qquad (delimited to positive number range)$$

Complete:

$$Z_{T} = \left[ \left[ \frac{\text{Gain}_{T}}{2^{21}} \cdot \left[ T_{\text{Raw}} + 4 \cdot \text{Offset}_{T} \right]_{2^{25}}^{2^{25}-1} \right]_{2^{25}}^{2^{25}-1} + 2^{23} \right]_{0}^{2^{25}-1}$$
Equation 15

$$T = \left[ \left[ \frac{Z_T}{2^{23}} \cdot \left[ \left[ \frac{SOT_T}{2^{21}} \cdot Z_T \right]_{2^{25}}^{2^{25}-1} + 2^{23} \right]_{2^{25}}^{2^{25}-1} + T_shift \right]_0^{2^{24}-1}$$
**Equation 16**

# 6. Post Processing Options for Conditioned Sensor Signals

# 6.1 Signal Post Processing Flow Chart




Figure 34: Sensor Signal Flow Chart from Input to Output

## 6.2 Bridge Output Scaling

ZSSC3281 offers a linear rescaling function to amplify or compress a partial region of the sensor input range to the desired signal output range. The feature is intended for customers who need to separate product derivatives after a common sensor calibration step.

The rescaling feature applies the following formula to the SSC conditioned outputs of the main bridge sensor:

$$y = \left[\frac{8 \cdot OutScaleGain}{2^{23}} \cdot (x + 8 \cdot OutScaleOffset)\right]_{0}^{2^{24} - 1}$$
 Equation 17

The Coefficients *OutScaleGain* and *OutScaleOffset* are stored in the CCP (Configuration and Calibration Page) of ZSSC3281 in signed magnitude format. *OutScaleGain* is limited to a maximum gain of x4. The *OutScaleOffset* can vary from -1.5 to 0 related to the SSC result number range 0 to ~2.

Table 21: Data Format of Output Scaling Coefficients in CCP

Bit-Number:	23	22	21	20		2	1	0
Meaning, Weighting	0 = positive 1 = negative	2 <sup>2</sup>	2 <sup>1</sup>	20	2 <sup>-1</sup>	•••	2 <sup>-19</sup>	2 <sup>-20</sup>

The GUI supports the calculation of *OutScaleGain* and *OutScaleOffset* based on provided relative input and output range specifications (Can be set on the GUI tab Configure\Output Scaling).

## 6.3 IIR Filtering

The conditioned outputs of the two Main sensor bridge channels CH1 and CH2 and the conditioned outputs of the Temperature channels TCh1 to TCh3 can be low pass filtered for noise reduction. Each channel is equipped with an independent configurable IIR Filter. The mathematical filter description is as follows

$$y_0 = x_0$$
 Equation 18 
$$y_i = y_{i-1} + \frac{(x_i - y_{i-1}) \cdot Diff}{Av\sigma}$$
 Equation 19

where:

$$\begin{aligned} & \text{Diff} = \text{FiltDiff} + 1 & \text{Equation 20} \\ & \text{Avg} = 2^{\text{FiltAvg}} & \text{Equation 21} \end{aligned}$$

FiltDiff and FiltAvg represent the filter coefficients which are stored as unsigned 3-bit values per filter channel in the CCP of ZSSC3281. They are determined by the GUI (Configure\Filter) depending on the filter Tau-selections made by the user. For a stable system, the Diff ≤ Avg must be true.

The filter Tau can be calculated by:

$$rac{ ext{Diff}}{ ext{Avg}} = lpha pprox rac{1}{ au_{dig}} = rac{\Delta T}{ au_{(ana)}}$$
 Equation 22 
$$au_{dig} = -rac{1}{\ln(1-lpha)}$$
 Equation 23

 $au_{dig}$  is given in number of digital samples.

## 6.4 Third Logic Channel Combination

The potentially pre-scaled and filtered two Main sensor bridge channels Ch1 and Ch2 of ZSSC3281 can be mathematically combined to calculate the output of a third logic channel Ch3. Channel Ch3 is only available in the synchronized AFE mode which is enabled via the GUI menu Configure\AFE\Sequencer\AFE Selection and Configurability\selection: "AFE1+AFE2, config equally".

The calculation result on Ch3 is available through serial interface read out only. The digital output format is signed 32-bit (two's complement), see Table 22. Outputting the Ch3 result at AOUT and FOUT/PWM will be made available in a future release of the ZSSC3281 firmware.

The Third Logic Channel (TLC) can be configured via the GUI menu Configure\TLC menu.

Following mathematical operations are available:

Subtraction: (Ch1 – Ch2) or (Ch2 – Ch1)
 Division: (Ch1 / Ch2) or (Ch2 / Ch1)

Calibration of the sensor channels Ch1 and Ch2 must still be done independently applying the single channel calibration routines.

Table 22: Data Format of Logic Output Channel Ch3 at Serial Interface

Bit-Number	31	30	 24	23	22	21	20	 2	1	0
Meaning, Weighting	-2 <sup>8</sup>	2 <sup>7</sup>	 2 <sup>1</sup>	<b>2</b> <sup>0</sup>	2 <sup>-1</sup>	2-2	2 <sup>-3</sup>	 2 <sup>-21</sup>	2 <sup>-22</sup>	2 <sup>-23</sup>

#### 6.5 EOC/Alarm Functions

The Pins EOC/ALARM 1 (GPIO2) and EOC/ALARM 2 (GPIO3) can be configured to operate either as an end-of-conversion (EOC) transducer or as a configurable switch/alarm transducer for the respective SSC conditioned outputs of the main bridge sensors.

To support different external logic, the polarity of the EOC/ALARM outputs can be configured as active high or active low (can be setup via GUI Configure\EOC/ALARM\Output Polarity).

#### 6.5.1. EOC Function

If the EOC output mode is active (can be setup via GUI Configure\EOC/ALARM\Selected Mode\EOC), an EOC event is signalled at the GPIO pin as soon as a new SSC-corrected measurement result of the bridge sensor is available for read out by the host system. The EOC signal pulse is approximately 5µs wide (see Figure 36).




Figure 35: EOC Behavior - Signalization of End-of-Conversion

Important Notes:

- The EOC Output Mode is not available in AFE Dual Speed Mode.
- The EOC Output Mode is not available in PWM/FOUT Mode
- The EOC1 Output Mode is not available if the serial OWI interface is activated

#### 6.5.2. ALARM Function

If the ALARM output mode is active (can be setup via GUI Configure\EOC/ALARM\Selected Mode\Alarm) further configuration options exist:

- · Single threshold comparison vs. Window comparison
- · Range definition for ALRAM (above/below vs. inside/outside)
- Hysteresis setting
- Persistence setting

Figure 37 shows the ALARM output signalling in the possible four different modes. The doted black lines reflect the behavior for zero hysteresis, while the doted blue lines take a configured threshold hysteresis into account.

The lower charts of Figure 37 feature a special signal transient example. If the measurement result jumps from one sample to another from above the upper to below the lower alarm threshold (or vice versa), the alarm state remains the same since the logic conditions of the Window comparison mode permit this.

The configured hysteresis value (GUI tab Configure\ EOC/ALARM \ Hysteresis) defines the hysteresis half width or "offset". The total hysteresis width is effectively twice the configured hysteresis value.

The ALARM persistence can be set between 0 and 255. A persistence value >0 requires the signal to remain above or below the threshold for the selected number of consecutive pulses before the ALARM output state is changed. The value of 0 effectively disables the persistence feature and the logic checks for a single occurrence of the threshold condition only.

If AFE1 and AFE2 are running asynchronously, the EOC/ALARM outputs are also evaluated independently after the SSC operation was completed. In case of synchronous setup, the evaluations happen at about the same time but AFE1 is evaluated first.

The alarm thresholds and hysteresis values are stored in the respective CCP registers using the data format as shown in Table 23.

Table 23: Data Format of Alarm Thresholds and Hysteresis

Bit-Number:	23	22	21	20	 2	1	0
Meaning, Weighting	20	2-1	2-2	2 <sup>-3</sup>	 2 <sup>-21</sup>	2-22	2-23




Figure 36: Behaviour of ALARM Feature in Four Different Modes

# 7. Output Memories

## 7.1 SSC Process Image




Figure 37: SSC Process Image and Fault Memory Map

ZSSC3281 handles all continuous process data communication with a host system through a memory interface, called SSC Process Image. The data in the Process Image is updated as soon as respective AFE measurements are completed, and the related sensor signal conditioning operations are carried out. It always reflects the most up-to-date known status of the connected sensor system.

The SSC Process Image holds data of the main sensor and temperature signals for all three available channels (AFE1, AFE2, Logic Channel). It contains detailed status information from all activated system diagnosis checks. This detailed status data allows the host system to check for the source of system failure states that were reported in the status byte of a previously received command response. The structure of the system diagnosis status words is shown in Table 26 in section 8.2.

# 8. Sensor and System Diagnosis

The ZSSC3281 Sensor and System Diagnosis function can detect several false conditions on externally connected sensors and monitor long term gain and offset drifts of the Analog front end. This makes ZSSC3281 well suited for sensing applications that require increased system reliability as well as for predictive maintenance supervision done by the host system.

# 8.1 Sensor and AFE Diagnostic Features

The supported Sensor and AFE Diagnostic features are summarized in Table 24.

Table 24: Sensor and AFE Diagnosis Functions

Monitored Input or Component	Failure Category	Failure Condition
Main a garan buidan 4	INP or INN open	INP to INN resistance >125kΩ
Main sensor bridge 1	INP or INN shorted	INP to INN resistance <170Ω
Main agner bridge 2	INP or INN open	INP to INN resistance >125kΩ
Main sensor bridge 2	INP or INN shorted	INP to INN resistance <170Ω
	Short to Top (TOP)	T1 to TOP resistance <500Ω
Temperature sensor T1	Short to Bottom (BOT)	T1 to BOT resistance <500Ω
	Open	T1 resistance >2MΩ, 500kΩ, 100kΩ
	Short to Top (TOP)	T2 to TOP resistance <500Ω
Temperature sensor T2	Short to Bottom (BOT)	T2 to BOT resistance <500Ω
	Open	T2 resistance >2MΩ, 500kΩ, 100kΩ
	Short to Top (TOP)	T3 to TOP resistance <500Ω
Temperature sensor T3	Short to Bottom (BOT)	T3 to BOT resistance <500Ω
	Open	T3 resistance >2MΩ, 500kΩ, 100kΩ
AFE1	Gain Drift	Gain check deviates by provided percentage from previously stored reference value
AFET	Offset Drift	Offset check deviates by provided permillage from previously stored reference value
AFE1	Gain Drift	Gain check deviates by provided percentage from previously stored reference value
AFEI	Offset Drift	Offset check deviates by provided permillage from previously stored reference value

For all active sensor inputs and AFEs, the checks can be enabled selectively on the GUI tab Diagnostic\Sensor AFE.

The AFE gain drift check employs an internally connected resistive DAC to create itself a defined input signal. The internal DAC can generate four different input voltages: 2mV, 20mV, 100mV, 200mV. The GUI proposes the most suitable setting based on other configurations made for the AFE. The selected voltage level is stored in the CCP.

In order to make proper use of the long-term AFE gain and offset drift checks, a device dependent reference value must be acquired and stored during the sensor calibration process. The GUI supports this via the 'Get' button which is located in front of the GainRef and OffsetRef fields.

Command B4<sub>HEX</sub>, allows the test of all enabled sensor checks.

**Table 25: Self Diagnostic Measurement Command** 

Command	Code	Return	Description	Sleep Mode	Command Mode	Cyclic Mode			
B4 <sub>HEX</sub> followed by 0XYY <sub>HEX</sub> 2 bytes		2 bytes	Self-Diagnostic Measure for AFE1 & AFE2  • 0X <sub>HEX</sub> • AFE1: 00 <sub>HEX</sub> • AFE2: 01 <sub>HEX</sub> • YY <sub>HEX</sub> – see table below	No	Yes	No			
YY			Measurement		Return				
05 HEX	External te	emperature ser	sor, T1, check short to top	0000_0000_0000_000X BIN					
06 HEX		•	sor, T1, check short to bottom		0000_000X <sub>BIN</sub>				
07 <sub>HEX</sub>	1	•	sor, T1, check open sor, T2, check short to top	0000_0000_0000_000X BIN 0000_0000_0000_000X BIN					
0B HEX		•	sor, T2, check short to bottom		0000_000X <sub>BIN</sub>				
0C HEX	1	•	sor, T2, check open sor, T3 (pin GUARD), check short to top		0000_000X BIN				
10 HEX 11 HEX		•	sor, T3 (pin GUARD), check short to bottom sor, T3 (pin GUARD), check open		0000_000X BIN				
1B HEX 1C HEX	Main bridg	e sensor conn	ection check open ection check short	0000_0000_0	0000_000X BIN				
27 <sub>HEX</sub> 28 <sub>HEX</sub>	Offset drift	(calculated dia	agnosis result)	0000_0000_0	0000_000X BIN				

# 8.2 Sensor and System Diagnosis Status

Table 26: System Diagnosis Status Mapping to Status Byte

			Re	epresentation of Command		yte			Syst Diagn Stat	osis
			bit[1]	bit[0]	bit[6]	bit[2]	@AFE1	@AFE2		
	Meaning	Class	Sensor Fault	Math Saturation	Power Supply OK	Memory Error			Word#	Bit#
	reserved									0
	AFE1 sensor broken connection check  → INP1 or INN1 open: R > R <sub>broken</sub>	S	Х				х			1
	AFE1 sensor shorted connection check  → INP1 - INN1 shorted: R < R <sub>short</sub>	S	Х				х			2
	AFE1 sensor leakage check: INP1 to VSS	S	Х				Х			3
~	AFE1 sensor leakage check: INN1 to VSS	S	Х				х			4
checi	AFE1 sensor signal range check: INP1	S	Х				Х			5
tion	AFE1 sensor signal range check: INN1	S	Х				х			6
bridge sensor connection check	AFE2 sensor broken connection check  → INP2 or INN2 open: R > R <sub>broken</sub>	S	Х					х		7
ge sensc	AFE2 sensor shorted connection check  → INP2 - INN2 shorted: R < R <sub>short</sub>	S	Х					х		8
brid	AFE2 sensor leakage check: INP2 to VSS	S	Х					х		9
	AFE2 sensor leakage check: INN2 to VSS	S	Х					х	1	10
	AFE2 sensor signal range check: INP2	S	Х					х		11
	AFE2 sensor signal range check: INN2	S	Х					х		12
	Reserved for ZSSC3285 / ZSSC3286									13
	Reserved for ZSSC3285 / ZSSC3286								0	14
	Reserved								1	15
	AFE1 temperature sensor broken connection check  → T1 open: R > RT_OPEN	S	Х				х			16
Ş	AFE1 temperature sensor shorted connection check  → T1 - TOP shorted: R < RT_SHORT	S	X				x			17
connection check	AFE1 temperature sensor shorted connection check  → T1 - BOT shorted: R < RT_SHORT	S	Х				х			18
	AFE2 temperature sensor broken connection check  → T2 open: R > RT_OPEN	S	Х					х		19
sues eur	AFE2 temperature sensor shorted connection check  → T2 - TOP shorted: R < RT_SHORT	S	Х					х		20
emperatu	AFE2 temperature sensor shorted connection check  → T2 - BOT shorted: R < RT_SHORT	S	Х					х		21
(external) temperature sensor	AFE2 temperature sensor broken connection check  → T3 open: R > RT_OPEN	S	Х					х		22
(e)	AFE2 temperature sensor shorted connection check  → T3 - TOP shorted: R < RT_SHORT	S	Х					х		23
	AFE2 temperature sensor shorted connection check  → T3 - BOT shorted: R < RT_SHORT	S	Х					х		24
	Reserved									2531

			Re	epresentation of command		yte			System Di Stat	_
			bit[1]	bit[0]	bit[6]	bit[2]	@AFE1	@AFE2		
	Meaning	Class	Sensor Fault	Math Saturation	Power Supply <u>OK</u>	Memory Error	<b></b>	<b>©</b> " <b></b>	Word#	Bit#
ath	AFE1 Gain Drift	S	Х				х			0
sor p	AFE1 Offset Drift	S	Х				х			1
sen	AFE2 Gain Drift	S	Χ					Х		2
naloç	AFE2 Offset Drift	S	Х					Х		3
parametric checks in analog sensor path	Reserved								1	4 to 31
path	SSC calculation unit OR raw output data saturation channel 1, bridge sensor data	S		Х						0
al data	SSC calculation unit OR raw output data saturation channel 1, temperature sensor data	S		Х						1
in digit	SSC calculation unit OR raw output data saturation channel 2, bridge sensor data	S		X						2
checks	SSC calculation unit OR raw output data saturation channel 2, temperature sensor data	S		Х					2	3
parametric checks in digital data path	math saturation: channel 3, bridge sensor data	S		Х						4
par	math saturation OR raw output data saturation channel 3, temperature sensor data	S		Х						5
	Reserved									6 to 31

#### Failure classification:

	S	Safe Failure, system response via digital interfaces still reliable
I	D	Dangerous Failure, system response via digital interfaces unreliable

Since the SSC Process Image data is continuously updated as soon as new measurement data becomes available, it may happen that Diagnosis Faults disappear before the host has read them via the CheckDiagnosticStatus command 0xB0.

To allow system failure detection at a later point in time, ZSC3281 additionally stores all appeared system diagnosis failures in a separate volatile fault memory. The fault memory has the same organization as the system diagnosis status memory and becomes cleared only via ClearFaultMem (0xB9) command or a system reset. The fault memory can be read via RdFaultMem (0xB8) command.

## 8.3 Output Data Clipping

The signaling of a diagnosis failure state can also be activated on the analog output AOUT or the digital outputs PWM/FOUT via GUI tab Diagnostic\General. If the signalization of Diagnostic state at AOUT and PWM/FOUT is enabled, discovered diagnostic failure states can be either mapped to the Upper or the Lower Diagnostic Range (UDR and LDR) of the output span (GUI tab Diagnostic \ Sensor/AFE).

The boundaries of the upper and lower diagnostic ranges are configurable via the GUI tab Configure\Output Preprocess. They are typically set to 95% and 5% of the full-scale output level but can be modified to the application needs.




Figure 38: AOUT and PWM/FOUT Output Ranges with Active Diagnostic State Signalization

To prevent false interpretation of very large or very low output signals (UDR and LDR ranges), the conditioned data is clipped to fit into the remaining output range between UDR and LDR, before it is forwarded to the AOUT and PWM/FOUT outputs.

#### Important Notes:

- There is no rescaling of the conditioned data performed at this stage.

  If rescaling of the conditioned data to the clipped output signal range is required, use the Bridge Output Scaling feature (see section 6.2.) or use different target values during the SSC calibration process.
- The digital output data which is accessible on the serial interfaces (read from the process image) is not clipped since a diagnosis failure condition is signaled there within the status byte.

# 9. Analog Output

The conditioned and post processed output data of <u>one of following</u> channels can be made available as analog output signal at the Analog Output AOUT

- Bridge Sensor Channel 1
- Bridge Sensor Channel 2
- Third Logic Channel
- Temperature Channel 1
- Temperature Channel 2
- Temperature Channel 3

Depending on the configuration of the Analog Output Driver, different output modes, like ratiometric voltage output, absolute voltage output and current mode output are supported.



# 9.1 Analog Output Driver Modes




Figure 39: Block Schematic AOUT Driver

The Analog Output Driver contains two separate output buffers, one for a full-scale voltage of 1V and another one for full scale voltages ranging up to VDD. The following functional assignments apply:

• 1V buffer: 1V absolute Voltage Mode

2-wire current loop mode 3-wire current loop mode

• 5V buffer: Ratiometric Voltage Mode

5V absolute Voltage Mode 10V absolute Voltage Mode

The 5V buffer offers a programmable output current limiting function which is not available for the 1V buffer. The 5V buffer requires the VDD to be in the range between 2.7V and 5.5V for proper operation.

**Table 27: AOUT Parameters** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DD}$	VDD operating range	AOUT modes using 1V buffer AOUT modes using 5V buffer	1.7 2.7		5.5 5.5	V V
t <sub>settle</sub>	Time from digital value applied at DAC and voltage at VOUT	10% to 90% input step: $V_{\text{AOUT}}$ at 90% of final value			100	μs
Vout_start	Voltage at AOUT during startup			0		V
$V_{AOUT}$	Output voltage at pin AOUT	Ratiometric Voltage Mode	0		VDD	V
		1V Absolute Voltage Mode			1	
		5V Absolute Voltage Mode	0		5 <sup>2</sup>	V
		10V Absolute Voltage Mode			5 <sup>3</sup>	
Гоитмах	Short current limit at pin AOUT	AOUT modes using 5V Buffer	3 8 15 20	5 12 19 25	9 20 23 30	mA mA mA mA
C <sub>load</sub>	Load capacitance at AOUT	2-wire current loop mode			2	nF nF

 $<sup>^{2}</sup>$  VDD must be ≥ 5.25V

 $<sup>^3</sup>$  VDD must be ≥ 5.25V

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		all other modes (for example, cap for EMC: 33nF, ECU load: 10nF)			50	
RESDAC	DAC resolution			16		bit

## 9.2 Analog Output Configuration

## 9.2.1. Negative Voltage Generation for AOUT

As described in section 3.2.4, an internal charge pump can be activated to support True-0V signals in all voltage output modes of the Analog Output (AOUT).

The activation of the internal charge pump at VDDN considerably increases the power consumption of ZSSC3281 and needs to be carefully considered in applications where current consumption of the sensor device (sensor + ZSSC3281) is a critical parameter. The VDDN charge pump can only be used for VDD ≥ 2.7V.

ZSSC3281 supports to keep the internal charge pump disabled but to provide a negative VDDN voltage through an external circuity. The external circuity must ensure to not generate a VDDN voltage of less than -0.5V to prevent latchup conditions for the internal circuity.

If no True-0V signals are required at AOUT, the user must disable the VDDN charge pump in the GUI and directly connect VDDN with VSS on PCB level.

The internal charge pump can be activated or deactivated through the GUI field Configure\AOUT\VDDN Charge Pump. The field Configure\AOUT\VDDN Load allows to set a maximum current that the internal charge pump can supply. Lower values lead to less power consumption of the charge pump than high values.

**Table 28: Parameter Negative Voltage for AOUT** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
VDD <sub>CP</sub>	VDD operating range of internal charge pump		2.7		5.5	V	
Ivddn	Available charge pump load current	Programmable in 4 steps.			0.5 1 3 5	mA	
I <sub>VDD</sub>	Charge pump current consumption at VDD	Load current:	0.5	4.5	5		
			1	9	10	A	
			3	15.5	17	mA	
			5	25	30		
C <sub>VDDN</sub>	Buffer capacitance at pin VDDN			1		μF	
VFW-Schottky	Forward voltage of external Shottky diode			0.3		V	
V <sub>VDDN-ext</sub>	Voltage range for externally supplied VDDN		-0.5V		0.05	V	

## 9.2.2. Ratiometric Voltage Mode




Figure 40: Ratiometric Output Mode Configuration at AOUT

The SSC output can be ratiometric mapped to 0 to VDD range with the application circuit shown in Figure 40 and activation of the Ratiometric Voltage Mode in the GUI via Configure\AOUT\Operation Mode\Ratiometric Voltage.

In Ratiometric Output Mode the reference voltage for the AOUT DAC is identical to the VDD level.

## 9.2.3. 5V Absolute Voltage Mode




Figure 41: 5V Absolute Output Voltage Configuration at AOUT

The SSC output can be mapped to 0 to 5V voltage range with the application circuit shown in Figure 41 and activation of the 5V Absolute Voltage Mode in the GUI via Configure\AOUT\Operation Mode\Absolute Voltage 0V – 5V. This AOUT mode requires the external regulator supply configuration to be active in the GUI with the regulated VDD set to 5.25V. The GUI cross-checks for this requirement.

The applied reference voltage for the AOUT DAC is directly derived from VDD through a digital factory calibration coefficient.

## 9.2.4. 10V Absolute Voltage Mode




Figure 42: 10V Absolute Output Voltage Configuration at AOUT

The SSC output can be mapped to 0 to 10V voltage range with the application circuit shown in Figure 42 and activation of the 10V Absolute Voltage Mode in the GUI via Configure\AOUT\Operation Mode\Absolute Voltage 0V – 10V. This AOUT mode requires the external regulator supply configuration to be active in the GUI with the regulated VDD set to 5.25V. The GUI cross-checks for this requirement.

The applied reference voltage for the AOUT DAC is similar to the 5V Absolute Voltage Mode directly derived from VDD through a digital factory calibration coefficient. In order to obtain a 0 to 10V output signal at AOUT-10V the following condition must be met:  $R_{FB-1} = R_{FB-2}$ . The external Operational Amplifier should be offset compensated.

#### 9.2.5. 1V Absolute Output Voltage Mode




Figure 43: 1V Absolute Output Voltage Configuration at AOUT

The SSC output can be mapped to 0 to 1V voltage range with the application circuit shown in Figure 43 and activation of the 1V Absolute Voltage Mode in the GUI via Configure\AOUT\Operation Mode\Absolute Voltage 0V – 1V.

The applied reference voltage for the AOUT DAC is generated from an internal factory calibrated bandgap source.

#### 9.2.6. 2-Wire Current Loop Mode




Figure 44: 2-Wire Current Loop Configuration at AOUT

Symbol	Parameter	Min	Тур	Max	Unit
R <sub>sense</sub>	Feedback resistor		42		Ω
Re	Emitter resistor		150		Ω
T₁	Bipolar Transistor	Fo	r example. BCX	56-16	

Table 29: External Components in 2-Wire Current Loop Mode

The ZSSC3281 can be operated in two wire current loop configuration as shown in Figure 44. It requires the activation of 2-Wire Current Loop Mode in the GUI via Configure\AOUT\Operation Mode\2-Wire Current Loop. Because the signal current is typically expected to range from 4 to 20mA on the 2-wire cable, the total operating current of the ZSSC3281 IC and the connected resistive bridges must stay below 4.0mA. To achieve this, the clock frequency of ZSCC3281 needs to be reduced to 1MHz, which impacts input to output signal latency and selectable AFE resolutions. 2-Wire Current Loop Mode also requires the activation of the external JFET pre-regulator. This, as well as the system clock frequency reduction are ensured by the GUI when 2-Wire Current Loop is selected at AOUT tab.

Besides production calibrated parameters of ZSSC3281, the value of the external resistor  $R_{\text{sense}}$  also determines the available min/max signal current range on the cable. To compensate for tolerances of  $R_{\text{sense}}$ , the GUI offers a post calibration option to calibrate the current loop current to the required absolute accuracy. The function recalculates the default CCP parameters 'CL2\_Offset' and 'CL2\_Delta' based on the entered  $R_{\text{sense}}$  (typical value), required and measured  $I_{\text{min}}$  and  $I_{\text{max}}$  values. To activate the optimized values, a Write Memory operation needs to be triggered by the user. 'CL2\_Offset' and 'CL2\_Delta' determine the swing of the AOUT voltage to cover the 4mA to 20mA current output signal.

The user can select the signal which shall be mapped to the 2-Wire Current Loop output via the drop-down menu Configure\AOUT\AOUT Pin Mapping.

#### 9.2.7. 3- Wire Current Loop Mode




Figure 45: 3-wire NPN Current Loop Configuration at AOUT

Table 30: External Components in 3-Wire Current Loop Mode

Symbol	Parameter	Min	Тур	Max	Unit
Re	Emitter resistor		43		Ω
R₀	Base resistor		5000		Ω
T <sub>1</sub>	Bipolar Transistor	For example, BCX56-16			

The SSC output can be mapped to an input current at CL-Out in the application circuit shown in Figure 45 and by activation of the 3-Wire Current Loop Mode in the GUI via Configure\AOUT\Operation Mode\3-Wire Current Loop.

The signal current at CL-Out is typically required to range from 4 to 20mA. The available min/max signal current range at CL-Out depends on the actual value of the external emitter resistor R<sub>e</sub>.

To compensate for tolerances of  $R_e$ , the GUI offers a post calibration option to calibrate the current loop current to the required absolute accuracy. The function recalculates the default CCP parameters 'CL3\_Offset' and 'CL3\_Delta' based on the entered  $R_e$  (typical value), required and measured  $I_{min}$  and  $I_{max}$  values. To activate the optimized values, a Write Memory operation needs to be triggered by the user. 'CL3\_Offset' and 'CL3\_Delta' determine the swing of the AOUT voltage to cover the 4mA to 20mA current output signal.

The user can select the signal to map to the 3-Wire Current Loop output via the drop-down menu Configure\AOUT\AOUT Pin Mapping.

# 10. Digital Outputs

The conditioned and post processed output data of two of the following channels can be made available as modulated digital output signal at the pins FOUT/PWM\_1 (GPIO1) and FOUT/PWM\_2 (GPIO7)

- Bridge Sensor Channel 1
- Bridge Sensor Channel 2
- Third Logic Channel
- Temperature Channel 1
- Temperature Channel 2
- Temperature Channel 3

The channel assignment to the output pins and the type of output modulation can be selected in the GUI via Configure\DOUT tab. There will be two types of output modulation supported:

- Frequency Modulation available in FW rev 1.0.0
- Pulse Width Modulation reserved for a future release of the ZSSC3281 firmware

## 10.1 Frequency Modulation

The minimum and maximum frequencies of the frequency modulation output can be configured via GUI on the Configure\DOUT tab.

The frequency accuracy of the Frequency Modulation Output is determined by the frequency accuracy of the internal oscillator. An option to switch to an external clock or crystal oscillator will be provided in a future release of ZSSC3281 firmware.

**Table 31: FOUT Parameters** 

Parameter Conditions Min

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
FOUT <sub>MIN</sub>	Minimum output frequency		100		255	Hz
FOUT <sub>MAX</sub>	Maximum output frequency		1,000		10,000	Hz
FOUT <sub>ERR</sub>	Frequency error	FOUT feature operated with internal oscillator clock	-5%		5%	

# 11. Digital Interfaces

#### 11.1 Serial Interfaces

For sensor data read out, ZSSC3281 supports three digital interface protocols in slave mode operation:

- I2C/I3C
- SPI
- OWI (One-Wire-Interface)

Digital slave interfaces do not initiate data communication with the host system themselves but have to quickly react on arbitrary received read/write requests from the host.

To maintain short response times in continuous Cyclic Mode operation, ZSSC3281 is equipped with a dedicated DMA controller, which can read the content of the Process Image (see section 7.1) without interaction of the ARM MCU. The DMA controller is alternatively called Interface Bridge (IFB).

The Interface Bridge supports one active digital interface at the time. After reset, the IFB activates and locks the serial interface for further communication that first received a valid telegram. A telegram is valid if:

- the address match was pass for I2C/I3C or OWI and the first 8 bit of telegram data were received
- the Slave Select (SS) was activated for SPI and first 8 bit of telegram data were received on MOSI

As soon as one of the three interfaces was locked by IFB, potential data streams from the other interfaces are blocked. A different interface can only be selected after reset of ZSSC3281.

#### 11.1.1. Command/Response Format

All three interfaces operate on the same command request and response format. The number of Data Bytes which need to follow the command byte in the command request or are returned after the status byte in command response, assuming the command execution was completed, is specific to the command code.

**Table 32: Command Request Format** 

Command				Data Bytes					
Command	7	6	5	4	3	2	1	0	
Valid Command	8-bit command						[Data Bytes]		

**Table 33: Command Response Format** 

Command Bossons	Status Byte									Data Bytes		
Command Response		7		Ę	5	4		3	2	1	0	
Previously received command in execution, response pending, New command not accepted, retry later	Flag	0	¥		1	Mode		sis Mode		<u></u>		NONE
Command successfully processed	Telegram Error	0	Power Supply OK	Busy Flag	0	SSC Mode 00: Command M	: Cyclic M	10: Sleep Mode 11: Boot/Diagnosis	Memory Error	Sensor Connection Fault	Math Saturation	[Data Bytes]

A list of supported command codes, the number of command and response Data Bytes and the command function description can be found in section 11.2.1.

If a command is still processed by the ZSSC3281 when the response read starts, the BusyFlag of the status byte is set and no response data is returned. The response data stream only contains a repeated StatusByte until the transaction is ended. The BusyFlag within the StatusByte changes as soon as the command execution is completed.

## 11.1.2. I2C/I3C

ZSSC3281 supports I2C communication in StandardMode, FastMode, FastMode+, and it supports high speed communication in I3C Single Data Rate (SDR) Mode on I2C SCL and I2C SDA pins. The I2C/I3C interface is listening to receive a telegram after system startup or system reset as long as the SPI Slave Select (pin SPI SS) signal is not active.

I2C/I3C communication mode is selected and locked after I2C/I3C address match was pass and the first 8 bit of telegram data were received.

The interface settings, and a selection whether to use the traditional I2C or the advanced I3C communication mode, can be made in the GUI at the tab Configure\Serial Interfaces in section I2C/I3C.

I3C is an MIPI standard (<a href="https://www.mipi.org/specifications/i3c-sensor-specification">https://www.mipi.org/specifications/i3c-sensor-specification</a>) which is based on the traditional I2C protocol but extends the physical layer and the protocol layer towards higher communication speeds and improved management of the slave communication parameters by the I3C master. It allows In-Band Interrupts through which an I3C slave can signal an interrupt request to the I3C master via the SCL/SDA lines. Inband Interrupts will be supported in a future release of the ZSSC3281 firmware.

Table 34: I2C/I3C Interface Parameter

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
SlvAddr	I"C slave address Static I3C address	ZSSC3281 delivery default		0x3C		
f <sub>SCL</sub>	Interface clock	I2C Mode	0.1		1.0	MHz
		I3C Mode	0.1		12.5	MHz
D <sub>I2C</sub>	Duty cycle		33	_	50	%

Timing and protocol details of the I2C communication in Standard Mode, Fast Mode, and Fast Mode+ are given in I2C-Bus Specification, Rev.6, UM10204. SCL Clock Stretching is not supported by ZSSC3281.

In I2C/I3C Mode, each Command Request follows the structure shown in Figure 46. Only the number of Data Bytes needed by the command must be sent.

## Command Request (I2C/I3C Write)




Figure 46: I2C/I3C Command Request

The different options for a response request are shown in Figure 47.




Figure 47: I2C/I3C Response Request

#### 11.1.3. SPI

ZSSC3281 supports SPI communication on the SPI SCLK, SPI MOSI, and SPI MISO pins if the SPI slave select signal is active at the SPI SS pin and no other serial interface was locked yet after reset or power-on.

An active SPI SS signal connects the SPI SCLK and SPI MOSI pins to the SPI slave interface at the Interface Bridge (IFB) and disconnects the I2C/I3C slave. As soon as the first 8 bit of data received on MOSI line, the SPI interface is locked as communication interface until the next reset or power-on of the ZSSC3281.

The polarity of the SPI slave select signal is active low by delivery default. It can be changed to active high at the Serial Interfaces tab of the GUI Configure\Serial Interfaces\SPI Slave Select Polarity. The polarity and the phase of the SPI clock can be changed via 'CPHA' and 'CPOL' selection fields at the same GUI tab.

The different combinations of polarity and phase are illustrated in Figure 48 and Figure 49. See Table 35 for the timing parameters.




Figure 48: SPI Configuration CPHA=0




Figure 49: SPI Configuration CPHA=1

Table 35: SPI Interface Parameter

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsclk	Interface clock		0.05	1	12	MHz
D <sub>SPI</sub>	Duty cycle		40	50	60	%
SR <sub>SPI</sub>	Input rising and falling edge slew rate		0.26	_	1	V/ns
t <sub>ssa</sub>	Delay time between SS-activation edge and first edge of SLCK, MOSI or MISO	"Typical" is for f <sub>SCLK</sub> ≤ 3MHz operation	62.5	-	-	ns
t <sub>ssd</sub>	Delay time between SS- deactivation edge and last edge of SLCK, MOSI or MISO			50(tbd)	_	ns
t <sub>ss</sub>	Delay between SS-deactivation edge of last command and of SS-activation edge for next command		10	-	_	μs

In SPI Mode, each command request follows the structure shown in Figure 50. Only the number of data bytes needed by the command must be sent.

A SPI transaction is started with activation of SPI SS and it is ended with deactivation of SPI SS. A new command request can only be sent at the start of a new transaction, which begins after SPI SS changed from inactive to active state.

## **Command Request**




Figure 50: SPI Command Request

In contrast to the I2C/I3C interface the SPI interface supports full duplex communication. Hence, a new command request can already be sent on the MOSI line while response data from the previous command request is returned on the MISO line.

If the response data from the previous call is read without triggering a new command request in parallel, the NOP command must be sent on the MOSI line in the first telegram byte of the transaction as shown in Figure 51.

#### **Read Data**




Figure 51: SPI Read Data

#### 11.1.4. One-Wire-Interface

ZSSC3281 employs a one-wire digital interface concept (OWI). The communication principle of the OWI interface is derived from the I2C protocol.

An advantage of the OWI is that it enables "end of line" calibration, no additional pins are required to digitally calibrate a finished assembly. Although the OWI is integrated mainly for calibration, it can also be used to read out the calibrated sensor signal continuously or retrieve diagnostic detail information.

The OWI Driver and the OWI receiver are usually connected both to the analog output signal pin AOUT. The mode switching at AOUT between Analog Output Mode and OWI Communication Mode is controlled via different selectable OWI operation modes that are described in section 11.1.4.1.




Figure 52: General Block Schematic of the OWI Interface

Some Analog Output configurations, like 2-Wire and 3-Wire Current Loop Mode and the 10V Absolute Voltage Mode require a second OWI input pin (OWI-IN2) because the external AOUT circuitry does not allow to drive a digital signal from an external OWI master into the AOUT pin. A respective application schematic is provided in section 14.3.

The OWI protocol is defined as follows:

#### Idle state

During inactivity of the bus, the OWI line is pulled up to the supply voltage V<sub>DD</sub> by an external resistor.

#### · Start condition

When the OWI line is in idle mode, a low pulse with a minimum width of towI,START ≥ 10µs and then a return to high indicates a start condition. Every request must be initiated by a start condition sent by a master. A master can generate a start condition only when the OWI line is in idle mode.

#### Stop condition

A constant level at the OWI line (no transition from low to high or from high to low) for at least twice the period of the last transmitted valid bit indicates a stop condition. Without considering the last bit-time (secure stop condition), a stop condition is generated with a constant level at the OWI line for at least 20ms.

The master finishes a transmission by changing back to the high level (idle mode). Every command must be closed by a stop condition to start the processing of the command. The master must interrupt a sending slave after it has completed a data request by clamping the OWI line to the low level for generating a stop condition.

#### Valid data

Data is transmitted in bytes (8 bits) starting with the most significant bit (MSB). Transmitted bits are recognized after a start condition at every transition from low to high at the OWI line. The value of the transmitted bit depends on the duty ratio between the high phase and high/low period (bit period, towl,BIT in Table 37). A duty ratio greater than 1/8 and less than 3/8 is detected as 0; a duty ratio greater than 5/8 and less than 7/8 is detected as 1. The bit period of consecutive bits must not increase to more than 1.5 times the previous bit period or decrease to less than half of the previous bit period because a stop condition is detected in this case.

#### Write operation

During transmission from master to slave (WRITE), the address byte including a set data direction bit (0 for WRITE) is followed by a command byte and, depending on the transmitted command, by an optional number of data bytes. The internal microcontroller evaluates the received command and processes the requested routine. Figure 53 illustrates the writing of a command with two data bytes and a command without data bytes.





Figure 53: OWI Write Operation/Command Request

#### Read operation

After a data read request from the master to the slave (matching address byte and data direction bit = 1 for READ), the slave answers by sending data from the interface output registers. The master must generate a stop condition after receiving the requested data (see Figure 54).

The data in the output registers is sent continuously until a stop condition is detected. After transmitting all available date, the slave starts repeating the data. The data of an ongoing OWI transaction is fixed. It does <u>not</u> get updated with newly available conditioned results. To receive new output data a new OWI read transaction must be started.






Figure 54: OWI Read Operation

The length of the OWI-line and the size of R<sub>OWI,PULL</sub> (if it is statically connected to AOUT), and consequently the resistive and capacitive loads, influence the maximum possible interface speed and minimum Bit period. Additional capacitance on the OWI1 (AOUT) line can improve RF disturbance robustness und harsh EMC conditions. Table 36 shows practical OWI-interface dimensioning examples and the resulting maximum signal frequencies (minimum possible Bit periods).

The ZSSC3281's OWI interface properties and timing capabilities are given in Table 37.

Rowi,Pull (+ Rowi,Load)	1.8 kΩ	2.5 kΩ	3.3 kΩ	5.5 kΩ	10.0 kΩ
1nF	20µs	20µs	21µs	35µs	63µs
10nF	113µs	157µs	207µs	345µs	628µs
22nF	249µs	345µs	456µs	760µs	1381µs
33nF	373µs	518µs	684µs	1140µs	2070µs
44nF	497µs	691µs	912µs	1520µs	2762µs
51nF	576µs	801µs	1057µs	1760µs	3205µs

**Table 36: OWI Dimensioning Examples** 

<sup>1.</sup> Examples are shown with statically connected  $R_{\text{OWI,PULL}}$ , and with minimum bit period:  $t_{\text{OWI,BIT}}$ .




Figure 55: OWI Telegram




Figure 56: Typical OWI Communication on AOUT in Voltage Out Mode

**Table 37: OWI Timing Parameters** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Time after power-on in which the OWI can be enabled by a valid OWI-Start-Condition and command				
towi,window	OWI-Start-UP "Listening" Window	OWI Window Mode		400		ms
		OWI Analog Mode		200		
towi,idle	Bus free time between start and stop condition		1		30	us
towi,start	Hold time start condition		10			us
t <sub>OWI,BIT</sub>	Bit time		10	40	4000	us
t <sub>OWI,0</sub>	Duty ratio bit '0'		0.125	0.25	0.375	t <sub>OWI_BIT</sub>
t <sub>OWI,1</sub>	Duty ratio bit '1'		0.625	0.75	0.875	t <sub>OWI_BIT</sub>
towi_bit_dev	Bit time deviation	Tolerated variation of Bit time from bit to bit	0.55	1.0	1.45	t <sub>OWI_BIT</sub>
towi,stop	Hold time stop condition	t $_{\text{OWI\_BIT\_L}}$ is the bit time of the last valid bit	1.5	250		towi_Bit_L
C <sub>OWI,LOAD</sub>	Capacitive load at OWI line		_	2.2	50	nF
Rowi,pull	Pull-up resistance – master		0.3	0.47	3.3	kΩ
Rowi,Load	Resistive OWI line load		20	0.01 x Rowi,pull	_	Ω

An enabled OWI interface is checked after power-on or reset of ZSSC3281 for incoming telegrams. The OWI interface is locked for further communication if it is the first which received a telegram with a matching slave

address and at least 8bit of telegram data. The OWI communication mode can only be left by power-on or reset of the ZSSC3281.

## 11.1.4.1. OWI operation modes

The ZSSC3281 allows utilization of the OWI interface in different application configurations. The respective configuration settings can be made in the GUI via Configure\Serial Interfaces\OWI Mode.

#### · OWI Disable/OWI Off

This mode deactivates the OWI interface. For example, this could be applied in cases when an analog-output smart sensor is configured and calibrated using the OWI interface and the OWI is not available for end user access after calibration and final setup/programming.

#### OWI Digital (no analog output)

In this mode AOUT does not provide any analog outputs and is only used as OWI pin. There is no start-up window limitation for activation of the OWI interface, but if the ZSSC3281 was started in Command Mode or Sleep Mode and no *OWI Startup* (BA<sub>HEX</sub>) command was received within a window time of 200ms, the system state machine automatically moves to Cyclic Mode.

#### OWI Window

The OWI Window Mode disables the analog output signal driving at AOUT after power-on or reset of ZSSC3281 for a start-up window time of 2 x 200ms. During the first 200ms window ZSSC3281 listens on OWI-IN1 (=AOUT) for incoming OWI telegrams. As soon as it receives an OWI Startup (BA<sub>HEX</sub>) command on OWI-IN1 it locks the AOUT channel for OWI communication. The OWI channel can only be locked if the I2C/I3C and SPI channels remained silent and do not lock the InterfaceBridge (IFB) first.

If no OWI Startup command was received during the first 200ms start-up window, a second 200ms window is started and ZSSC3281 listens on OWI-IN2 for incoming OWI telegrams. If it detects an OWI Startup (BA<sub>HEX</sub>) command within the second 200ms start-up window, it locks the OWI channel to the OWI-IN2 + AOUT communication path.

If no OWI Startup command was received even during the second 200ms start-up window, the OWI interface is disabled automatically and the AOUT resumes to its configured analog output function. OWI Window Mode is the factory default OWI mode for AOUT.

#### OWI Analog Voltage

The OWI Analog Voltage mode allows to start OWI communication even while the configured voltage output function is already active on AOUT. During a start-up window of 200ms after power-on or reset ZSSC3281 listens on OWI-IN1 for incoming OWI telegrams. As soon as it receives an OWI Startup (BAHEX) command on OWI-IN1 it locks the AOUT channel for OWI communication.

The difference to the OWI Window Mode is, that the OWI master has to overdrive the analog output voltage signal at AOUT. To prevent self-locking of the OWI channel without external overdrive from the OWI master (for example, if the conditioned analog output waveform at AOUT matches an OWI telegram by accident), the OWI slave also checks for the occurrence of at least one overdrive drive condition at AOUT (either short to VSS or short to VDD) before it releases a received OWI telegram to the IFB.

If no OWI Startup command was received during the 200ms start-up window, the OWI interface is disabled automatically and the AOUT remains in its configured analog output function. OWI activation is not possible until new power-on on reset of ZSSC3281.

# 11.2 Command Interpreter

# 11.2.1. Command Table

The availability of commands depends on the active main operating mode: Command, Sleep, or Cyclic Mode.

**Table 38: Command Table** 

Command Code (Byte)	Return	Description	Command Mode	Cyclic Mode	Sleep Mode	Since FW Release
80 <sub>HEX</sub>	StatusByte + 20-byte SCC data	Read output memory Reads content of output memory which contains following information:  Conditioned Bridge Sensor1 (24 bit) Conditioned Temperature Channel1 (24 bit) Conditioned Temperature Channel2 (24 bit) Conditioned Temperature Channel3 (32 bit) Conditioned Temperature Channel3 (32 bit) Conditioned Temperature Channel3 (32 bit) Tonditioned Temperature Channel3 (32 bit) Note: If more than 20 data bytes are read by the host, the response data rolls over. In Command Mode/Sleep Mode the last valid output data is provided.	Yes	Yes	Yes	1.0.0
81 <sub>HEX</sub> followed by data XXYY <sub>HEX</sub>	YY <sub>HEX</sub> bytes	Read output memory burst Reads content of output memory in burst mode:  XX <sub>HEX</sub> selects the byte in output memory which is read first  YY <sub>HEX</sub> defines the number of bytes which is read from output memory  Note: If more than YY <sub>HEX</sub> data bytes are read by the host, the response data rolls over.  In Command Mode/Sleep Mode the last valid output data is provided.	Yes	Yes	Yes	1.0.0
82 <sub>HEX</sub> followed by data XXWW <sub>HEX</sub>	WW <sub>HEX</sub> * 4 bytes	Read configuration data in burst Reads content of Configuration and Calibration Page (CCP) in burst mode:  XX <sub>HEX</sub> selects the 32-bit word in CCP which is read first  WW <sub>HEX</sub> defines the number of words which is read from output memory  Note: Maximum supported WW <sub>HEX</sub> is 0x20	Yes	No	No	1.0.0
83 <sub>нех</sub> followed by data XXWW <sub>нех</sub>	-	(Over-) Write configuration data in burst <sup>1</sup> Writes content of Configuration and Calibration Page (CCP) in burst mode into Shadow RAM:  XXHEX selects the word in CCP which is written first  WWHEX defines the number of words which is written in output memory  Note: Maximum supported WWHEX is 0x20	Yes	No	No	1.0.0
84 <sub>HEX</sub> followed by data XXWW <sub>HEX</sub>	WW <sub>HEX</sub> * 4 bytes	Read device info data in burst Reads content of InfoPage in burst mode  XX <sub>HEX</sub> selects the word in CCP which is read first  WW <sub>HEX</sub> defines the number of words which is read from output memory  Note:  Maximum supported XX <sub>HEX</sub> is 0x1F  Maximum supported WW <sub>HEX</sub> is 0x20  If XX <sub>HEX</sub> + WW <sub>HEX</sub> is > 0x20 the command fails.	Yes	No	No	1.0.0

Command Code (Byte)	Return	Description	Command Mode	Cyclic Mode	Sleep Mode	Since FW Release
88 <sub>HEX</sub>	_	Write CCP RAM shadow to flash Writes Configuration and Calibration Page in flash with content from Shadow RAM	Yes	No	No	1.0.0
8A <sub>HEX</sub>	2 bytes Chip Hardware Version	Read chip hardware version	Yes	No	Yes	1.0.0
8Внех	3 bytes IAP Firmware Version	Read IAP firmware version	Yes	No	Yes	1.0.0
8C <sub>HEX</sub> followed by data XXXX <sub>HEX</sub>	No answer is returned (Execution jumps directly to the FW update routines)	Start firmware update Triggers Firmware update procedure. XXXX <sub>HEX</sub> represent the two Authentication Key bytes	Yes	No	No	1.0.0
8D <sub>HEX</sub>	_	Restart device Device is immediately restarted	Yes	No	No	1.0.0
8E <sub>HEX</sub>	3 bytes	Read RCA firmware version	Yes	No	Yes	1.0.0
8F <sub>HEX</sub>	3 bytes	Read application firmware version	Yes	No	Yes	1.0.0
A0 <sub>HEX</sub>		Reserved for future use				
А2нех	3 bytes raw data	Raw sensor measurement AFE1 <sup>2</sup> Returns unconditioned raw data of Bridge Sensor1	Yes	No	Yes	1.0.0
АЗнех	3 bytes raw data	Raw sensor measurement AFE2 <sup>2</sup> Returns unconditioned raw data of Bridge Sensor2	Yes	No	Yes	1.0.0
A4 <sub>HEX</sub>	3 bytes raw data	Raw temperature measurement Sensor1 <sup>2</sup> Returns unconditioned temperature data for Temperature Channel 1	Yes	No	Yes	1.0.0
A5 <sub>HEX</sub>	3 bytes raw data	Raw temperature measurement Sensor2 <sup>2</sup> Returns unconditioned temperature data for Temperature Channel 2	Yes	No	Yes	1.0.0
A6 <sub>HEX</sub>	3 bytes raw data	Raw temperature measurement Sensor3 <sup>2</sup> Returns unconditioned temperature data for Temperature Channel 3	Yes	No	Yes	1.0.0
A7 <sub>HEX</sub> followed by data XXYY <sub>HEX</sub>	20 bytes raw data	Snapshot calibration all sensors <sup>2</sup> Returns unconditioned raw sensor and temperature data of all AFE channels that are activated in CCP.  • XX <sub>HEX</sub> minimum average count for AFE1 data  • YY <sub>HEX</sub> minimum average count for AFE2 data  The output data format is as follows:  • Raw Data Bridge Sensor1 (24 bit)  • Raw Data Temperature Channel1 (24 bit)  • Raw Data Temperature Channel2 (24 bit)  • Ox00000000 (4 bytes 0x0) (32 bit)  • Raw Data Temperature Channel3 (32 bit)	Yes	No	Yes	1.0.0
A8 <sub>HEX</sub>	-	START_SLEEP Exit Command Mode or Cyclic Mode and transition to Sleep Mode Sleep Mode is currently no different than Command Mode	Yes	Yes	No	1.0.0

Command Code (Byte)	Return	Description	Command Mode	Cyclic Mode	Sleep Mode	Since FW Release
А9нех	-	START_CM Exit Sleep Mode or Cyclic Mode and transition to Command Mode	No	Yes	Yes	1.0.0
AAHEX		Reserved				
AB <sub>HEX</sub>	-	START_CYC Enter the Cyclic Mode: continuous measurement cycles, SSC corrections, and automatic, continuous digital and/or analog output updates	Yes	No	Yes	1.0.0
ACHEX		Reserved for future use				
AD <sub>HEX</sub>		Reserved for future use				
AE <sub>HEX</sub>		Reserved for future use				
AF <sub>HEX</sub>		Reserved for future use				
ВОнех	12 bytes diagnostic result data	Check diagnosis status Responds with the detailed diagnosis status	Yes	No	Yes	1.0.0
B1 <sub>HEX</sub>	_	Reset diagnosis status Resets the contents of the diagnosis status register to 00 <sub>HEX</sub>	Yes	No	Yes	1.0.0
B2 <sub>HEX</sub>	-	Update diagnosis status  Executes a all activated sensor and system diagnosis checks  Note: If a measurement cycle is running concurrently, the diagnostic update happens after completion of the measurement cycle and SSC calculations.	Yes	No	Yes	1.0.0
B3 <sub>HEX</sub> followed by data (0000 <sub>HEX</sub> to FFFF <sub>HEX</sub> )	-	DAC diagnosis  Set the DAC output register with the data in the command and enable/output the respective analog signal through AOUT (according to the AOUT_setup)  Note: The DAC output can be switched off by the RESN pin, POR, or a change in the main operating mode	Yes	No	No	1.0.0
B4 <sub>HEX</sub> followed by parameters 0x0X + 0xYY	2 bytes	Self-diagnostic measure for AFE1 and AFE2  Parameter 0x0X:	Yes	No	No	1.0.0
B5 <sub>HEX</sub>		Reserved for future use				
B6 <sub>HEX</sub>		Reserved for future use				
B7 <sub>HEX</sub>		Reserved for future use				
B8 <sub>HEX</sub>	12 bytes diagnostic result data	Read fault memory Responds with the detailed fault-memory status	Yes	No	Yes	1.0.0
В9нех	_	Reset fault memory Resets the contents of the fault memory to 00 <sub>HEX</sub>	Yes	No	Yes	1.0.0
ВАнех	_	Startup OWI Initialization command to enter OWI interface operation; only valid for OWI (see section 11.1.4)	Yes	Yes	Yes	1.0.0
D4 <sub>HEX</sub>		Reserved for future use				
D5 <sub>HEX</sub>		Reserved for future use				
D6 <sub>HEX</sub>		Reserved for future use				

Command Code (Byte)	Return	Description	Command Mode	Cyclic Mode	Sleep Mode	Since FW Release
D7 <sub>HEX</sub>		Reserved for future use				
FF <sub>HEX</sub>	Status followed by last output buffer data	NOP Output of read results; only valid for SPI	Yes	Yes	Yes	1.0.0

- The Overwrite CCP data command 83<sub>HEX</sub> can be used to optimize evaluation and test routine execution time for analog front-end setup
  or to configure measurement setups without changing the ZSSC3281's Flash content. Without adding command 88<sub>HEX</sub> the changes made
  by 83<sub>HEX</sub> command are lost after reset of ZSSC3281 reset via the RESN pin or Power On Reset
- 2. These commands can be used to conduct a measurement without SSC conditioning, e.g., during the smart sensor calibration procedure. No digital correction is performed on the measurement result. The setup and configuration for the raw measurement is the content in the shadow registers that can be pre-loaded (automatically loaded during power-on) from the Flash or by means of the Overwrite command 83HEX

Use Oversample measurements to obtain noise-minimized measurement results in Sleep or Command Mode. With higher oversampling factors, the command execution time increases proportionally.

# 12. Firmware Update

ZSSC3281 offers a firmware update function via the serial I2C interface for Renesas provided code (RCA code).

Figure 57 shows the high-level firmware flow. Initiating the firmware update is done by a "start firmware update" command in command mode. This command stores a magic sequence in a dedicated register and performs a reset of the device. Due to the stored magic sequence, the device starts to the update procedure during system boot and performs the firmware update.




Figure 57 High-level Firmware Update Flow

A firmware update is meant to be executed exclusively via the ZSSC3281 GUI. It can be initiated at the FW Update Tab, where the respective new firmware file can be selected, and the update process can be triggered.

# 13. Production Configuration

# 13.1 Configuration and Calibration Page (CCP) Memory Map

#### 13.1.1. Serial Interfaces

Addre	ss:		0x00		R	egi	ster	Nam	e:					lfbP	aran	nCfg						D	efau	lt:		0x0	0000	000	
31 30	29	28	27	26	25	24	1 23	3 22	21	20	19	18	17	16 15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
Bits			Fie	eld	Nam	ne			D	efau	lt								Des	cri	ption						•		
1				EnG	Crc					0		CRC	Che	ecking o 0: Disa 1: Enal	bled	al In	ter	rface (	Comn	nun	nicatio	n							
2			Er	nErr	Res	р				0		Exte	nde	d Error R 0: Inac 1: Activ	ive	nse	Mo	ode in	Seri	al C	Comm	unic	ation	1					
4			Bypas	ssC	mdlr	nter	p.			0		Вура	ass o	of IFB Co 0: Inac 1: Activ	tive	and I	nte	erprete	er in (	Сус	clic Mo	ode							

Addres	Solid   29   28   27   26   25   24   23   22   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3   2   1																												
31 30	29	28	27 26	3 2	25	24	23	22	21	20	19	18	17	16 15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
Bits			Field	l N	lam	е			D	efaul	lt			·					Des	crip	tion								
3:0			Inst	and	celo	ł				0		I3C I	nsta		x val	ue													
6	10   29   28   27   26   25   24   23   22   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3   2   1     Field Name																												
7			Мс	de	l2c					1		Ope	ratio	n Mode 0: I3C 1: I2C	Mode	Э	C In	nterfac	е										

	Ad	dres	ss:		0x02	.:	R	egis	ter l	Nam	e:				I;	3csl	vReç	gSta	tAdo	drCti	rl				D	efau	ılt:		0x0	0000	03C	
3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Bit	30   29   28   27   26   25   24   23   22   21   20   19   18   17																				Des	crip	tion								
	6:0	0				Ad	ldr				(	0x3C	;	I2C/	I3C		c Sla t hex			ess												

Ad	dres	ss:	(	0x03	3	R	egis	ter N	lam	е:				13	cslv	InBa	ndlr	<b>qS</b> u	ppo	ort				D	efau	ılt:		0x0	0000	000	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bi	ts			Fi	ield	Nam	ne			D	efau	llt									Des	crip	tion								
	,	29   28   27   26   25   24   23   22   21   20   19     Field Name												I3C		nd In		ıpt S	upp	ort											
	,			'	ПБа	iiuii	1				UXU					Enab															

Ad	dres	ss:		0x	04	F	Regis	ster l	Nam	e:					S	pisl	/Par	amC	fg					D	efau	lt:		0x0	0000	001	
31	30	29	28	2	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bi	ts				Field	Nar	ne			D	efau	lt									Des	crip	tion								
C	)				Ena	able					0x1		SPI	Inter	0:	e Act Disa Ena	bled														
1					Clock	Pha	se				0x0		SPI	Cloc	0:	hase CPF CPF	IA=0														
2	2				Clock	(Pol	ar				0x0		SPI	Cloc	0:	olarit CPC CPC	)L =(	′													
3	3				SsF	Pola	r				0x0		SPI	Slav	0:	elect Acti	ve Lo	w													

Ad	dres	ss:		0x05	;		Re	gist	ter l	Nam	e:					O	wis	lvCtı	Reç	3						De	fau	lt:		0x0	0000	8000	
31	30	29	28	27	26	25	5 2	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9		B :	7	6	5	4	3	2	1	0
Bi	ts			Fi	ield	Na	me				D	efau	ılt									Des	cri	otic	on								
1				Fi	ixed	lLer	nEn	ı				0x0				of the 0: E		engt oled											nRe	g for	tran	smis	ssion
2	2			F	am/	∖ddı	rEn	ı				0x0		OWI	Fan	Ó: E	Addre Disab Enab		Chec	kin	g												
3	3			S	SIvA	.ddr	En					0x1		OWI	Slav	0: [	ddres Disab Enab		neck	king	l												
5	5			lr	n1P	olar	Bit					0x0		OWI	-IN1	0: <i>A</i>	Activ	larity e Lov e Hig	W														
6	6			lr	n2P	olar	Bit					0x0		OWI	-IN1	0: <i>A</i>	Activ	larity e Lov e Hig	W														
7	7			С	)utP	olar	rBit					0x0		OWI	-OU	0: <i>A</i>	Activ	Pola e Lov e Hig	W														

	Ad	ldre	ss:	(	0x06		R	egis	ter l	Namo	е:					Ow	islvS	Slva	ddrF	Reg					D	efau	ılt:		0x0	0000	028	
I	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	Bi	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2  Bits Field Name Default Description																														
ſ	6:	· O				SIvA	ddr					0x28	,	OW	l Sta	tic S	lave	Addı	ress													
	0.	.0				SIVA	luui					0,20	)			7bi	t hex	( val	ıe													

Ad	dres	ss:	(	0x07	,	R	egis	ter l	lam	е:					Owi	islvF	ixec	llenF	Reg					D	efau	ılt:		0x0	0000	140	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bi	ts			Fi	ield	Nam	ie			D	efau	ılt									Des	crip	otion								
6:	0				Fixed	dLen	1			(	)x14(				trRe	of a e <b>g.Fi</b> : oit he	xedl	.enE			oit i	n 8	BMHz	clc	ock	cycl	es,	rele	vant	onl	y if

Ac	ldre	80 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 S Field Name														001															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bi	ts	Description   Company   Company																													
2	:0			0	wiSl	vMod	de				0x1		OWI	Slav	0x0 0x2 0x2	D: Of I: Wi 2: Dig	f indo gital	w Mc	ode e	· Mo	de										

4	ddr	ess:		0x09	)	R	egis	ter I	Nam	e:					Cı	ntCo	mm	Para	m					D	efau	lt:		0x0	0000	00A	
31	30	Field Name Defa										19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E	3its											lt									Des	crip	tion								
3	31:0													nal p	oara	mete	r of 2	zss	C328	31 F	irmw	are.	Mus	t no	t be	cha	nge	d.			

A	٩d٥	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3  Bits Field Name Default Description														0x68	35AE	4EE	3													
3	1	30	30 29 28 27 26 25 24 23 22 21 20 19													16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
П													lt									Des	crip	tion								
(	Bits         Field Name         Default         Descrip           31:0         CommParamCrc         0x685AD4EBInternal parameter of ZSSC3281 Firmware.														are.	Mus	st no	t be	cha	nge	d.											

#### 13.1.2. Clocks

A	ddre	Clock Output Signal at CLK_OUT Pin (GPIO14) 0x0: Inactive 0 ClkOutMode 0x0 0x1: Internal High Speed Clock (16MHz)														
3	30	29	28	27	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  Field Name											
	Bits			27   26   25   24   23   22   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0     Field Name												
	1:0			R8   27   26   25   24   23   22   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0    Field Name												

Ad	ddres	ss:	(	0x0C	F	Regis	ster I	Nam	e:						Diva	feao	ut						l	Defa	ault:			0x00	0000	800	
31	30	29	28	27 26	25	24	23	22	21	20	19	18	17	16 1	15 1	14	13	12	2 11	10	9	8	7	6	3 5	5	4	3	2	1	0
В	its			Field	Nar	ne			D	efau	lt									Des	scri	otio	า								
1	:0			FreqDi	vClk	Afe				0x0		Cloc	k Div		div4 div8	(4N (2N	ИНz	zΑ	ck to A FE cl FE cl (1M	ock) ock)			k)								
4	:2			FreqDiv	/Clk/	Aout				0x2		Cloc	k Div	0x1: 0x2:	div1 div2 div4 div8	(16 (8N (4N (2N	SMH MHz MHz	Hz A	ck to A AOUT OUT OUT OUT	clock clock clock	ck) k) k) k)		ock)								
,	5		At	fe2LowS	Spee	dMo	de			0x0		AFE:	2 clc	0: No 1: Q	orma	al (ed	qual	I) S	ct to / Speed		1										

Ac	ldres	ss:	(	0x0D	)	R	egis	ter N	lam	e:							Di	vfc	k								D	efau	lt:		0x0	0000	000	)
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	1	16 1	15	14	1;	3 ′	12	11	10	9	8	3	7	6	5	4	3	2	1	0
Bi	ts			Fi	eld l	Nam	е			D	efau	lt											De	scri	ptic	n								
2	:0				Divf	fclk					0x0		Cloc	k Di	(	der I 0x0: 0x1: 0x2: 0x3: 0x4:	div div div div	1 (1 2 (8 4 (4 8 (2	16N 3MI 4MI	MHz Hz Hz	z S Sy: Sy: Sy:	yste sten sten sten	m cl n clo n clo	ock) ck) ck) ck)	)		ck)							

Ad	ddre	ess:		0x0E	=	R	egis	ter l	Namo	е:						Α	nacf	g						D	efau	lt:		0x0	0000	100	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	its			F	ield	Nam	ie			D	efau	lt									Des	crip	tion								
	0			Ex	dldol	Disal	ole				0x0		Exte	rnal	0: E	Enab		ctiva	tion												
8	:4			ı	Extld	oVol	t				0x10		Exte	rnal			O V 5.25	oltag V	е												

-	١dc	dres	ss:	(	0x0F	•	R	egis	ter I	Namo	е:						Ext	clkc	fg						D	efau	lt:		0x0	0000	000	
3	1   ;	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ī	Bits	s			Fi	ield	Nam	ie			D	efau	lt									Des	crip	tion								
														Exte	rnal	Cloc	k Inp	ut A	ctiva	ation												
	1					EnE	xtclk					0x0				0: [	Disab	oled														
																1: E	Enab	led														

### 13.1.3. Basic AFE Setup

Ad	dres	ss:		0x10		Re	gis	tei	r Na	ame	e:					Af	eBas	seCf	gPa	rar	m						Def	faul	t:		0x0	000	000	3	
31	30	29	28	27 26	25	5 2	24	2	3	22	21	20	19	18	17	16	15	14	13	1	12	11	10	9	8	7	'	6	5	4	3	2	1	(	0
Bi	ts			Field	Na	ıme	•		•		D	efau	lt										Des	crip	tio	n		•							
7:	0			AfeA	Activ	ve						0x3		AFE	Acti	0x 0x 0x 0x	on co (0: No (1: Al (2: Al (3: Al	one FE1 ( FE2 (	only only and	AF															
15	:8			Afe1Sr	пС	onf	ig					0x0		AFE	1 Se	0x 0x 0x	encer (0: SI (1: SI (2: SI (3: N	М- ar М+ a М+ о	nd S nd <i>F</i> nly;	M- VU	+ X_/	λZ	dge	Mea	sui	eme	nt								
23:	16			Afe2Sr	mCo	onf	ig					0x0		AFE	2 Se	0x 0x 0x	encer (0: SI (1: SI (2: SI (3: N	М- ar М+ a М+ о	nd S nd A nly;	M- AU	+ X_/	λZ	dge	Mea	sui	eme	nt								
31:	24			AfeSyn	ıcS1	tatı	us					0x0		AFE	1 / A	0x	2 Syr (0: As (1: Sy	syncl	hron	ou	ıs m														

Ac	ldre	ess:		0x11		R	egis	ter I	Name	e:					A	feDs	Cfg.	Reg	1					D	efau	lt:		0x0	0000	000	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

### ZSSC3281 Datasheet

Bits	Field Name	Default	Description
23:0	Thresh1	0x0	Dual Speed Mode Threshold 1
31:24	ConvCnt	0x0	Internal Dual Speed Mode parameter – <b>Must not be changed.</b>

Α	ddre	ss:	(	)x12	!	R	egis	ter I	Nam	e:					A	feDs	Cfg.	Reg	2					D	efau	lt:		0x0	0000	000	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E	Bits			Fi	ield	Nam	ne			D	efau	lt									Des	crip	tion								
2	3:0				Thre	sh2					0x0		Dual	Spe	ed N	Лode	Thr	esho	old 2												

### 13.1.4. Sensor Bridge

Addre	ess:	0x13 0x15		Regi	ster	Nam	e:						or Bri or Bri						D	Defau	ılt:			4000 4000		
31 30	29 28	8 27 2	26	25 24	23	22	21	20 19	18	17	16	15	14 13	3 12	2 11	10	9	8	7	6	5	4	3	2	1	0
Bits		Fie	eld N	lame			De	fault								Des	crip	tion								
3:0		Bml	Pga	Gain1				)x5 )x6	PG/	41 G	0x0 0x1 0x2 0x3	l: 2: 3:	1.2 2 4 6							0x8: 0x9: 0xA: 0xB:		58.1 76.6 112 143	i			
											0x4 0x5 0x6 0x7	5: 6:	11.9 19.8 29.6 39.2	; ;						0xC: 0xD: 0xE:		187 223 275				
6:4		Bml	Pga	Gain2			(	)x5	PG/	42 G	0x0 0x1 0x2 0x3	l: <u>2:</u>	1.1 1.2 1.3 1.4							0x4: 0x5: 0x6: 0x7:		1.5 1.6 1.7 1.8				
7		BmF	PgaF	olarity			(	0x0		A Pol	0: F 1: N	Positi	tive													
11:8		Bm	nAdc	Reso			(	)x6	AD	C R	0x0 0x1 0x2 0x3 0x4 0x5 0x6	:  2:  3:  4:  5:  5:	10 b 11 b 12 b 13 b 14 b 15 b 16 b	it it it it it it						0x8: 0x9: 0xA: 0xB: 0xC: 0xC: 0xD:		18 b 19 b 20 b 21 b 22 b 23 b 24 b	it it it it it			
14:12		Bm	nAdd	:Shift			(	)x0	ADO	C Shi	ft V <sub>sh</sub> 0x0 0x1 0x2 0x3	: <u>2:</u>	0 0.12 0.25 0.37	0						0x4: 0x5: 0x6: 0x7:		0.50 0.62 0.75 0.87	.5 60			
15		Bm	Brdo	туре			(	)x0	Brid	lge S	0: \	/oltag	TOPx, ge Sou tor or	ırce		ource										
17:16		Bm	nSeť	Time			(	)x0	Brid	lge S	ettlin 0x0 0x1 0x2 0x3	):  : 2:	20 u 40 u 60 u 80 u	IS IS	DC c	onvei	sion	star	rts							

Addres	ss:		0x13 0x15		R	Reg	ist	er N	Nam	e:				1Cfg 2Cfg													De	fau	lt:			-	1000		
31 30	29	28	27	26	25	2	4	23	22	21	20	19	18	17	16	6 1	5 1	14	13	1	2 1	1	10	9	8	7	7	6	5	4	ļ	3	2	1	0
Bits			Fi	eld	Nan	ne				D	efau	lt										-	Des	crip	tior	1									
													Rth	resis	tor	, ар	plica	able	e if E	3m	Brd	дТу	pe =	= 1											
															0	x0:		0	pen								0	x6:		14	400	0 ol	hms		
															0	x1:			333		ms						0	x7:		18	300	0 ol	nms		
21:18			В	mBr	dgR	th					0x0				0	x2:		20	000	oh	ms						0	x8:		20	000	0 ol	hms		
															0	x3:		40	000	oh	ms						0	x9:		2	400	0 ol	hms		
															0	x4:		80	000	oh	ms						0	xA:		28	300	0 ol	hms		
															0	x5:		10	0000	0 (	hms						0	xB:		40	000	0 ol	hms		
													Rtl r	esist	or,	арр	lica	ble	if B	mE	3rdg	Тур	oe =	1											
															0	x0:		0	pen								0	x6:		14	400	0 ol	hms		
															0	x1:		13	333	oh	ms						0	x7:		18	300	0 ol	hms		
25:22			В	mBr	dgR	Rtl					0x0				0	x2:		20	000	oh	ms						0	x8:		20	000	0 ol	hms		
															0	x3:		40	000	oh	ms						0	x9:		2	400	0 ol	hms		
															0	x4:		80	000	oh	ms						0	xA:		28	300	0 ol	hms		
															0	x5:		10	0000	) o	hms						0	xB:		40	000	0 ol	hms		
													ADC	: Inp	ut l	MU>	(Se	ettin	g																
28:26			D	mAc	lal A.						0x1				0	x0:		ΑI	DC i	np	uts	sho	rted	to A	۱G۱	۱D									
26.26			Б	MAC	ICIVIL	ux					UXI				0	x1:		ΑI	DC i	np	ut c	onn	ecte	ed to	PG	βA									
															0	x2:		ΑI	DC i	np	ut c	onn	ecte	ed to	inp	out	(Ga	ain :	= 1,	PG	iA l	рура	asse	d)	
29				Bm <sup>-</sup>	Γest						0x0		Res	erve	d, ı	must	rer	mai	n 0																
30			Ві	mTe	stDa	ac					0x0		Res	erve	d, ı	must	rer	mai	n 0																
													Sens	sor T	yp	е																			
31				BmT	уре	)					0x0				0	x0:		R	esis	tive	e Br	dge	Э												
															0	x0:		Τŀ	nern	nop	oile /	Th	erm	осо	uple	Э									

Ad	ldres	ss:		0x14 0x16		ı	Reç	gist	ter	Nan	ne:					j2 – \$ j2 – \$										D	efau	lt:			0x00 0x00			
31	30	29	28	27	26	25	5 2	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	3	7	6	5	4	4	3	2	1	0
Bi	its			Fi	eld	Naı	me				[	Defa	ult									Des	cri	ptio	n									
														PG/	Off	set S	hift									(	)x10		0	mV				
																0x1	:	-1	.9 m	V						(	)x11	:	1	.9 r	nV			
																0x2	:	-3	8.8 m	V						(	)x12		3	.8 r	nV			
																0x3	:	-5	.6 m	V						(	)x13	:	5	.6 r	nV			
																0x4	:	-7	'.5 m	V						(	)x14	:	7	.5 r	nV			
																0x5	:	-9	).4 m	V						(	)x15	:	9	.4 r	nV			
																0x6	:	-1	1.3	ηV						(	)x16	:	1	1.3	m۷			
1	:0			Rn	n D n	aOf	fea	÷				0x1	<b>1</b>			0x7	:	-1	3.1	ηV						(	)x17	:	1	3.1	m۷			
1	.0			ווט	ııı y	aOi	130					UXI	J			0x8	:	-1	5.0	ηV						(	)x18	:			mV			
																0x9			6.9								)x19				mV			
																0xA	.:	-1	8.8	ηV						(	)x1A	:	18	8.8	mV			
																0xB			0.6								x1B				mV			
																0xC			2.5								x1C			-	mV			
																0xD			24.4								x1D				m۷			
																0xE			6.2								x1E			-	mV			
																0xF	:	-2	28.1	ηV						(	x1F	:	2	8.1	mV			
														Sen	sor S	Suppl	y Cu	rren	t, ap	plica	able	if Bn	nBr	dgT	уре	= '	1							
																0x0	:	0	pen/	Off;						(	)x5:		8	0 u	Α			
0	:5			Dr	n D r	dgIE	2iac					0x0	,			0x1	:	5	uA							(	)x6:		1	00	uA			
0	.5			וט	יוטוי	uyıE	JIAS	,				UXC	'			0x2	:	10	) uA							(	)x7:		1	60	uA			
																0x3	:	20	) uA							(	)x8:		2	00	uA			
																0x4	:	40	) uA							(	)x9:		5	00	uA			
														ADC	Shi	ft & C	ain :	x2 E	nab	e, a	ctiva	ates	Bm	Add	Sh	ift :	settii	ng						
9	9			Bm	Add	:En	Shi	ft				0x1				0x0	:	Α	DC (	∃ain	x1,	ADC	Sh	ift d	lisal	ole	d	-						
																0x1	:	Α	DC (	∃ain	x2,	ADC	Sh	ift e	enat	olec	t							

			AFE Bias Current	Setting
11:10	BmBias	0x0	0x0:	normal operation
			0x3:	reduced AFE bias current

### 13.1.5. External Temperature Sensor

Addres	ss:	0x17 0x19 0x1B	Reg	gist	er Nam	e:			Ext	Tem	p2C1	g1 –	T2	Sens	sor se sor se sor se	ttir	ng			ı	Defa	ult	:		0x0 0x0 0x0	01	185	02	
31 30	29	28 27 26	25 2	24	23 22	21	20	19	18	17	16	15 ·	14	13	12 1	1 ′	10	9	8	7	6		5	4	3	1	2	1	0
Bits		Field	Name		,	[	Defau	lt								C	Des	crip	tion	)									
									PGA	1 Ga	ain																		
											0x0	:	1.2	2							0x8:			60					
											0x1		2								0x9:			80					
							0x1				0x2	:	4								0xA	:		120	)				
3:0		ExtTemp	PgaGa	in1			0x2				0x3	:	6								0xB	:		150	)				
							0x2				0x4	:	12								0xC	:		200	)				
											0x5		20								0xD			240					
											0x6		30								0xE	:		300	)				
											0x7	:	40																
									PGA	2 Ga	ain							1											
							0x7				0x0	:	1.1	1							0x4:	:		1.5					
6:4		ExtTemp	PgaGa	in2			0x0				0x1		1.2								0x5:			1.6					
							0x0				0x2		1.3								0x6:			1.7					
											0x3	:	1.4	1							0x7:			1.8					
							0x1		PGA	Pol	•																		
7		ExtTempF	PgaPol	arity	/		0x0				-	ositi																	
							0x0				1: N	legat	ive																
							05		ADC	Res	soluti	on																	
11:8		ExtTemp	AdcRe	250			0x5 0x5				0x0	:	10	bit							0x3:			13	oit				
11.0		Extromp	<i>,</i> (a) (c)	,50			0x5				0x1	:	11	bit							0x4:			14	oit				
											0x2	:	12	bit							0x5:	:		15	oit				
									ADC	Shif	ft val	ue Vs	hift/ \	/ <sub>fs</sub>															
							0x4				0x0	:	0								0x4:			0.5	00				
14:12		ExtTemp	pAdcSl	nift			0x0				0x1	:	0.1	125							0x5:			0.6	25				
							0x0				0x2	:	0.2	250							0x6:			0.7	50				
											0x3	:	0.3	375							0x7:			0.8	75				
									Exte	rnal	Tem	perat	ure	Туре															
											0x0			eserv															
											0x1				NTC/P						erna	l bi	as						
							0x3				0x2				NTC/P														
18:15		ExtTer	mpType	е			0x3				0x3				NTC/P	TC	SOL	ırce	mo	de,	inter	na	l bia	as					
							0x3				0x4			serv															
											0x5 0x6			_	single														
											0x6			-	single			, ex	tern	iai D	ıdS								
						<u> </u>								_	differe			,											
10		For					0x0		⊏xte	rnal					or Inp														
19		ExtTer	mpInpu	π			0x0 0x0				0x0				onnec														
<u> </u>						<u> </u>	UXU				0x1		ınţ	out C	onnec	ıed	10 /	4DC	,										

Addres	ss:		0x17 0x19 0x1B	F	Regi	ster	Nam	e:			Ext	Tem Tem	1p2	2Cfg	1 –	T2	Ser	nso	r se	etti	ng				D	efa	ult	:		0x0	011C 0118 0118	502	2
31 30	29	28	27 26	25	24	23	22	21	20	19	18	17	10	6 1	5 1	14	13	12	2 1	1	10	9	9	8	7	6	i	5	4	3	2	1	0
Bits			Field	D	efaul	lt						1					Des	SCI	ipt	ion													
			i iciu ivaille							F	Rth	resis	tor	, ар	plica	able	e de	per	ndin	g c	n E	xt	Ter	npT	уре	set	tin	g					
													0	x0:		0	pen									0x6	:		140	00 o	hms		
									0x1				0	x1:		13	333	ohr	ms							0x7	:		180	00 o	hms		
23:20			ExtTem	pBrd	gRtl	h			0x1				0	x2:		20	000	ohr	ms							0x8	:		200	00 o	hms		
									0x1				0	x3:		40	000	ohr	ms							0x9	:		240	00 o	hms		
													0	x4:		80	000	ohr	ms							0xA	:		280	00 o	hms		
													0	x5:		10	0000	oł	nms							0xE	3:		400	00 o	hms		
										F	Rtl r	esist	tor,	app	olica	ble	dep	oen	ding	j oi	n Ex	xtΊ	em	рΤ	уре	sett	ing						
													0	x0:		0	pen									0x6	:		140	00 o	hms		
									0x0				0	x1:		13	333	ohr	ms							0x7	:		180	00 o	hms		
27:24			ExtTem	pBro	dgRt	l			0x0				0	x2:		20	000	ohr	ms							0x8	:		200	00 o	hms		
									0x0				0	x3:		40	000	ohr	ms							0x9	:		240	00 o	hms		
													0	x4:		80	000	ohr	ms							0xA	ι:		280	00 o	hms		
													0	x5:		10	0000	oł	nms							0xE	3:		400	00 o	hms		

Addres	0x18 ss: 0x1A 0x1C	Register Name	e:	ExtTen	p2Cfg2 ·	– T1 Sen – T2 Sen – T3 Sen	sor sett	ing			D	efau	lt:		0x0	0000	0010	0
31 30		25 24 23 22		18 17	16 15	14 13	12 11	11	9	8	7	6	5	4	1 3	2	1	0
Bits	Field	Name	Default					Des	cript	tion								
				PGA Off								0x10		-	ηV			
					0x1:	-1.9 m						0x11:			9 mV			
					0x2:	-3.8 m						0x12:			8 mV			
					0x3:	-5.6 m						0x13:		-	6 mV			
					0x4:	-7.5 m						0x14:			5 mV 4 mV			
			0.40		0x5: 0x6:	-9.4 m -11.3 r						0x15: 0x16:		-	4 m' 1.3 m'			
			0x10 0x10		0x0. 0x7:	-11.31						0x10. 0x17:			1.3 III 3.1 m'			
4:0	ExtTempF	PgaOffset	0x10 0x10		0x7. 0x8:	-15.11 -15.0 r						0x17.			5.0 m			
			OXIO		0x9:	-16.9 r						0x10:			5.9 m'			
					0xA:	-18.8 r						)x1A			3.8 m			
					0xB:	-20.6 r						)x1B			0.6 m'			
					0xC:	-22.5 r						0x1C			2.5 m			
					0xD:	-24.4 r					(	0x1D	:	24	4.4 m	<b>/</b>		
					0xE:	-26.2 r	mV				(	x1E	:	26	6.2 m	V		
					0xF:	-28.1 r	mV				(	x1F	:	28	3.1 m	V		
				External setting	Temp S	Sensor S	upply C	urren	t, ap	oplica	able	dep	end	ling	g on	ExtT	emp	Туре
					0x0:	Open/	Off;				(	0x6:		10	00 uA			
8:5	ExtTempl	BrdglBias	0x0 0x0		0x1:	5 uA					(	)x7:		16	60 uA			
0.0			0x0 0x0		0x2:	10 uA					(	)x8:		20	00 uA			
			0.00		0x3:	20 uA					(	0x9:		50	00 uA			
					0x4:	40 uA					(	)xA:		-2	20 uA			
					0x5:	80 uA					(	DxB:		-1	00 u <i>F</i>	١		
			0x1	ADC Shi	ft & Gain	x2 Enabl	le, activa	ates E	xtTe	emp/	Adcs	Shift	setti	ing				
9	ExtTempA	dcEnShift	0x0		0x0:	ADC C	Gain x1,	ADC	Shif	t disa	able	d						
			0x0		0x1:	ADC 0	Gain x2,	ADC	Shif	t ena	able	b						
			0x0	AFE Bias	s current	Setting												
11:10	ExtTen	npBias	0x0		0x0:	norma	l operati	on										
			0x0		0x3:	reduce	ed AFE b	oias c	urre	nt								
			0x0	Tx Input	Settling 1	Γime befo	re ADC	conv	ersic	on sta	arts							
13:12	ExtTemp	SetTime	0x0		0x0:	20 us												
			0x0		0x1:	40 us												

	0x2:	60 us
	0x3:	80 us

Ad	ddre	ss:	(	)x1[	)	R	egis	ter I	Name	e:						CmC	Conf	ig[0]						D	efau	lt:		0x0	0000	000	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	its		29   28   27   26   25   24   23   22 Field Name							D	efau	lt									Des	crip	tion								
23	3:0		Reserved							0x0		tbd																			

Α	ddre	ss:	(	)x1E	•	R	egis	ter I	Nam	e:						CmC	onfi	ig[1]						D	efau	lt:		0x0	0000	000	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	its			Fi	ield	Nam	ie			D	efau	lt									Des	crip	tion								
2	3:0				Rese	ervec	t				0x0		Tbd	l																	

	Ad	dres	ss:	(	Ox1F		R	egis	ter l	lam	e:						CmC	Conf	ig[2]						D	efau	lt:		0x0	0000	000	
3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Bit	ts			F	ield	Nam	e			D	efau	lt									Des	crip	tion								
	23:	:0	Reserved							0x0		tbd																				

#### 13.1.6. PTAT Sensor

Add	dres	s:	0x2	20	R	egis	ter	Nam	e:			P	tatC	fg1 –	PT/	AT S	ens	sor	settir	ng				Defa	aul	t:		0x0	0008	413	
31	30	29	28 2	7 26	25	24	23	3 22	21	20	19	18	17	16	15	14	13	12	2 11	10	9	8	7	7 (	3	5	4	3	2	1	0
Bit	s			Field	Nan	ie			D	efau	ılt									Des	crip	tior	n			· ·	· ·		l l		
												PGA	\1 G	ain																	
														0x0	:	1.3	2							0x8	3:		60				
														0x1	:	2								0x9	9:		80				
														0x2	:	4								0x/	۸:		120				
3:0	)			PgaG	3ain	1				0x3				0x3	:	6								0xl	3:		150				
														0x4	:	12	2							0x0	<b>D</b> :		200				
														0x5	:	20	)							0xl	D:		240				
														0x6	:	30	)							0xl	≣:		300				
														0x7	:	40	)														
												PGA	12 G	ain																	
														0x0	:	1.	1							0x4	1:		1.5				
6:4	1			PgaG	3ain:	2				0x1				0x1	:	1.2	2							0x	5:		1.6				
														0x2	:	1.3	3							0x(	3:		1.7				
														0x3	:	1.4	4							0x	<b>7</b> :		1.8				
												PG <i>A</i>	Pol	arity																	
7				PgaP	olari	ty				0x0				0: F	ositi	ve															
				•										1: N	lega	tive															
												ADC	Res	soluti	on																
14.				۸ ما - ۲	D 0 0 1					0.4				0x0	:	10	) bit							0x3	3:		13 b	oit			
11:	o			AdcF	kes(	)				0x4				0x1	:	11	bit							0x4	1:		14 b				
														0x2	:	12	2 bit							0x	5:		15 k	oit			

Addre	ss:	(	0x20		Re	egis	ter l	Nam	e:			P	tatC	ig1 – I	PT/	AT S	ens	or	rs	ettin	g				D	efau	ılt:		0x0	8000	413	3
31 30	29	28	27 26	3 2	25	24	23	22	21	20	19	18	17	16 1	5	14	13	1	2	11	10	ć	9	8	7	6	5	4	3	2	1	0
Bits			Field	l Na	am	е			D	efau	lt			-							Des	cr	ipti	on								
												ADC	Shi	ft valu	e V	shift/ '	V <sub>fs</sub>															
														0x0:		0									(	0x4:		0.5	00			
14:12			Ad	cSh	hift					0x0				0x1:		0.	125								(	0x5:		0.6	25			
														0x2:		0.	250								(	0x6:		0.7	50			
														0x3:		0.	375								(	0x7:		0.8	75			
												ADC	: Inp	ut MU	x s	ettin	g															
17:15			Ad	сМ	lux					0x1				0x0:		Αl	DC i	np	out	con	nect	ed	l to l	PG/	A							
														0x1:		Αl	DC i	np	out	con	nect	ed	l to i	npu	ut (G	ain	= 1,	PGA	byp	asse	d)	

Add	ires	s:	0x2	21	F	Regis	ste	er Na	ıme:				Р	tatC	g2 -	- PT	AT S	Sens	or s	settii	ng				Def	au	lt:		0x0	0000	000	
31 3	30	29	28 27	26	25	24	2	23 2	22 2	1 2	0	19	18	17	16	15	14	13	12	2 11	10	9	8	3	7	6	5	4	3	2	1	0
Bits	s		F	Field	Nar	ne		•		Def	ault	t									Des	crip	otio	n								
													PG <i>F</i>	A Off	set S	hift									0>	10:		0m	V			
															0x1	:	-1	1.9 m	٦V						0>	11:		1.9	mV			
															0x2	2:	-3	3.8 m	٦V						0>	12:		3.8	mV			
															0x3	3:	-5	5.6 m	٦V						0>	13:		5.6	mV			
															0x4	ŀ:	-7	7.5 m	٦V						0>	14:		7.5	mV			
															0x5	5:	-6	9.4 m	٦V						0>	15:		9.4	mV			
															0x6	<b>3</b> :	-1	11.3	mV						0>	16:		11.	3 m√	′		
4:0	,			PgaC	⊃ff c./	nt.				0	κ0				0x7	<b>7</b> :	-1	13.1	mV						0>	17:		13.	1 m√	′		
4.0	<b>'</b>			ryac	J1150	<b>5</b> l				U	KU				0x8	3:	-1	15.0	mV						0>	18:		15.	0 m\	′		
															0x9	):	-1	16.9	mV						0>	19:		16.	9 m\	′		
															0xA	۱:	-1	18.8	mV						0>	1A	:	18.	8 m\	′		
															0xE	3:	-2	20.6	mV						0>	1B	:	20.	6 m√	′		
															0x0	):	-2	22.5	mV						0>	1C	:	22.	5 m∖	′		
															0xE	<b>)</b> :	-2	24.4	mV						0>	1D	:	24.	4 m∖	′		
															0xE	Ξ:	-2	26.2	mV						0>	1E	:	26.	2 m∖	′		
															0xF	÷:	-2	28.1	mV						0>	1F:		28.	1 m√	′		
													ADC	Shi	t & 0	Gain	x2 E	Enab	ole, a	activa	ates	Adc	Shi	ft se	etting	J						
5				AdcE	nSh	ift				0	κ0				0x0	):	Α	DC (	Gair	n x1,	ADC	Shi	ift d	lisal	oled							
															0x1	:	Α	DC (	Gair	n x2,	ADC	Shi	ift e	enab	led							
													AFE	Bias	cur	rent	Sett	ing														
7:6	6			Bi	ias					0	ĸ0				0x0	):	n	orma	al op	oerat	ion											
															0x3	3:	re	educ	ed A	AFE	oias	curre	ent									

#### 13.1.7. AFE Sequencer

Wrong setting of this parameter can corrupt firmware execution. Leave the computation of necessary setup for this register to the GUI.

A	dc	dres	s:		0x22 0x26	F	Regi	ster	Nam	e:						asCfo asCfo	_				_	•				)efa	ult	t:			1020 1020		
31	;	30	29	28	27 26	25	24	1 23	3 22	21	20	19	18	17	16	15	14	13	1	2	11	10	9	8	7	6		5	4	3	2	1	0
В	Bit	s			Field	Nar	ne			D	efau	ılt										Des	crip	tior	)								
1	1:0	)			MeasTy	/peS	Slot1				0x2		AFE	Me	asur	reme	nt Ty	ype f	for	Slo	t_x												
3	3:2	2			MeasTy	/peS	Slot2	2			0x1				0х		-	Vone	•														
5	5:4	4			MeasTy	/peS	Slot3	3			0x3					<1: <2:		SM-															
7	7:6	3			MeasTy	/peS	Slot4	ļ			0x0					κ2: κ3:		+M8 XUX															
Ś	9:8	3			MeasTy	/peS	Slots	5			0x0				0,		•	.07.	•														
11	1:1	10			MeasTy	/peS	Slot6	6			0x0																						
13	3:1	12	•		MeasTy	/peS	Slot7	7	•		0x0																						
15	5:1	14	•	•	MeasTy	/peS	Slot8	3			0x0	·																					

16	EoclrqSlot1	0	End of Conversion Interrupt after Slot_x
17	EoclrqSlot2	1	0: Disabled
18	EoclrqSlot3	0	1: Enabled
19	EoclrqSlot4	0	
20	EoclrqSlot5	0	
21	EoclrqSlot6	0	
22	EoclrqSlot7	0	
23	EoclrqSlot8	0	
24	BurstModeSlot1	1	AFE DMA Burst Mode Data Transfer after Slot_x
25	BurstModeSlot2	0	0: Disabled
26	BurstModeSlot3	0	1: Enabled
27	BurstModeSlot4	0	
28	BurstModeSlot5	0	
29	BurstModeSlot6	0	
30	BurstModeSlot7	0	
31	BurstModeSlot8	0	

Wrong setting of this parameter can corrupt firmware execution. Leave the computation of necessary setup for this register to the GUI.

Addres	NrOfSlots   Ox1   Register Name:   Afe2MeasCfg2 - AFE2 setting   Default:   Ox00000																																	
31 30	NrOfSlots   Ox1   Register Name:   Afe2MeasCfg2 - AFE2 setting   Default:   Ox000000															1	0																	
Bits				Field	Nan	ne			D	efaul	lt											Des	scr	ript	ion									
3:0				NrOf	Slot	s			0x3		Num	ber									ts													
5:4				Cyclic	Мос	de				0x1		Seq	uenc	(	0x0: 0x1:		S	ingl ont	inu	ous	су	clic r	ne	ası				sta	arte	d by	/ trig	ger		
7:6			Þ	AuxIns	ertR	ate				0x0		Inse	rtion	(	0x0: 0x1: 0x2:		E	isal ver ver	bled y 2' y 4	d nd th	sur	eme	nt	in "	Acc	eler	ated	d m	nain	me	asur	eme	nt" :	setup
23:8				AuxMa	axTii	me				0x0		The mea	•	am em	0x00	is o	( calc sec	0xFl ulat	FFF ted all	F A bas AL	FE sed	on to me	k c he as	ycle rel ure	es Ieva me	ınt ti nts l	min	g s	setu <sub>l</sub>	os c				.UX_i his is

Wrong setting of this parameter can corrupt firmware execution. Leave the computation of necessary setup for this register to the GUI.

Ad	ldres	ss:	0x24 0x28	Reg	iste	r Nam	е:						_	- AFE - AFE			_					Def	aul	t:				0000		
31	30	29	28 27 26	25 2	4 2	23 22	21	20	19	18 17	7 1	6 15	5 14	13	12	2 11	10	)	9	8	7	(	6	5	4	ı	3	2	1	0
Bi	ts		Field	Name			D	efau	lt								De	esc	rip	tioi	า									
			AuxMeasE	nable0/	\ux′	1	0		0	Activati	ion (	of Au	xiliar	y mea	asu	reme	nts													
			AuxMeasE	nable0/	\ux2	2	0		0			Bit 0:		Auto-		•	,	eas	sure	me	ent c	n S	Sen	SO	r Bri	dg	е			
			AuxMeasE	nable0/	\ux(	3	0		0			Bit 1: Bit 2:		PTAT PATA																
			AuxMeasE	nable0/	\ux4	4	1		0		_	Bit 3:		T1 Se				-												
			AuxMeasE				1		0		E	Bit 4:		T1 Se	ens	or S-	-													
			AuxMeasE				0		0			Bit 5:		T1 Se							•									
			AuxMeasE				0	_	0			Bit 6: Bit 7:		T1 Se T1 Se						to I	ootto	om								
			AuxMeasE				0		0			Bit 8:		T2 Se				Οŀ	CII											
							0		1			Bit 9:		T2 Se		-														
			AuxMeasE									Bit 10		T2 Se							•									
			AuxMeasEr				0		1			Bit 11		T2 Se						to l	ootto	om								
			AuxMeasEr	nable0A	ux1	1	0		0			Bit 12 Bit 13		T2 Se T3 Se				op	en											
			AuxMeasEr	nable0A	ux1	2	0		0			อแ 13 Bit 14		T3 Se		-														
			AuxMeasEr	nable0A	ux1	3	0		0			Bit 15		T3 Se				sh	ort	to t	ор									
			AuxMeasEr	nable0A	ux1	4	0		0			Bit 16		T3 Se	ens	or, cl	neck	sh	ort	to l	ootto	om								
			AuxMeasEr	nable0A	ux1	5	0		0			Bit 17		T3 Se				•												
0.4	•		AuxMeasEr	nable0A	ux1	6	0		0			Bit 18 Bit 19		AFE و	_		•													
31	:0		AuxMeasEr	nable0A	ux1	7	0		0			Bit 22		AFE o	_		-													
			AuxMeasEr	nable0A	ux1	8	0		0		E	Bit 27	:	Bridge	e S	Senso	r co	าท	ectio	on (	chec	k,	INP	01	r INI	V o	pen			
			AuxMeasEr	nable0A	ux1	9	0		0		I	Bit 28	:	Bridge	e S	Senso	r co	าท	ectio	on (	chec	ck,	INP	aı	nd II	NN	sho	orted		
			AuxMeasEr	nable0A	ux2	20	0		0			∆ll oth	ner h	its res	erv	ved														
			AuxMeasEr				0		0		,	ui ou	101 0	110 100	, ,	vou														
			AuxMeasEr				0		0	Bit Valu	ue N	/leani	ng																	
			AuxMeasEr				0		0			): •		Aux m																
			AuxMeasEr				0	_	0			1:		Aux m	nea	asure	men	t E	xec	ute	ed									
			AuxMeasEr				0		0																					
			AuxMeasEr				0	_	0																					
								_																						
			AuxMeasEr				0		0																					
			AuxMeasEr				0	_	0																					
			AuxMeasEr	nable0A	ux2	.9	0		0																					
			AuxMeasEr	nable0A	ux3	0	0		0																					
			AuxMeasEr	nable0A	ux3	31	0		0																					
			AuxMeasEr	nable0A	ux3	2	0		0																					

Addres	Afe2MeasCfg4 - AFE2 setting																															
31 30	29	SE: 0x29   Register Name:   Afe2MeasCfg4 - AFE2 setting   Default: 0x004000000000000000000000000000000000															1	0														
Bits		Field	Nan	пе				)efa	ult											De	sci	ript	ion									
		AuxMeasEr	nable	e0Au	x3:	3	0	1	0	Activ	vatio	n (	of Au	ıxili	ary	mea	ası	ıre	mer	nts												
		AuxMeasEr	F	Rese	rve	d																										
4:0	Name   Name																															
	Afe2MeasCfg4 - AFE2 setting   Default:   Other																															
		AuxMeasEr	nable	e0Au	x3 <sup>-</sup>	7	0	,	0																							
20:5		Idle	Time	)				0x0	)	betw	veen	tv	vo se	que	enc	es.									·				can	be	ass	erted
													•								CIO	CKS	- 4	·IVII	z by	uei	auii					
21		IrqEnable	eEoa	uxin	S			0		Ena	OT II	(	):	AL	IF	RQ c	disa	abl	ed													
22		IrqEnable	Eoa	uxse	q			1		End	of A	(		neu	IF			~~.														
23		IrqEnable	eEoa	auxaz	Z			0		End	of A	_(	Mea ): I:	sure	IF	ent RQ c RQ e																
24		SensB	ufDe	pth				0		Brid	ge S	(	nsor ): I:	data	da	uffer ata l ata l	ouf	fer	de	oth	1											

#### Diagnosis 13.1.8.

Add	dres	s:	(	0x2	2A		R	eç	gist	er	Nam	e:						ı	Diag	Cfg									De	efau	ılt:			0x0	0000	0000	)
31	30	29	28	2	7 2	6	25	2	24	23	22	21	20	19	18	17	16	1	5 1	4 1:	3	12	11	1	10	9	8	3	7	6	5		4	3	2	1	0
Bit	s				Fiel	d N	lan	ne					Defa	ılt										[	Des	crip	tio	n	•		•					•	
															Res	sistiv	e Dia	agn	osis	DAC	a	ctiv	atic	on a	at A	FE1	l										
0			Afe	1G	GainC	Chk	Re	sE	Dac	En			0				0:			Disa	able	ed															
																	1:			Ena	ble	ed															
															Res	sistiv	e Dia	agn	osis	DAC	) va	alu	e at	Al	FE1												
																	0x	0:		2m\	/																
2:	1		Afe	1G	ainC	Chk	Re	sE	)ac	Val			0x0	)			0x	1:		10m	V																
																	0x	2:		100ı	m۷	/															
																	0x	3:		200	m۷	/															
															Res	sistiv	e Dia	agn	osis	DAC	a	ctiv	atic	on a	at A	FE2	2										
3			Afe	2G	ainC	Chk	Re	sE	Dac	En			0				0:			Disa	ble	ed															
																	1:			Ena	ble	d															
															Res	sistiv	e Dia	agn	osis	DAC	) va	alu	e at	Al	FE2												
																	0x	0:		2m\	/																
5:4	4		Afe	2G	ainC	hk	Re	sD	ac	Val			0x0	)			0x	1:		10m	V																
																	0x	2:		100	m۷	/															
																	0x	3:		200	m۷	/															
															Ref	eren	ce fo	or te	empe	eratu	re	ser	nsor	r sł	nort	me	ası	ırer	nen	it or	1 T1						
6					Ext	t1P	t10	00					0				0:			RT_	SH	HOF	RΤ ·	< 5	200	2											
																	1:			RT_	SH	HOF	RΤ -	< 1	0Ω												
															Ref	eren	ce fo	or T	emp	Sen	so	r op	oen	ch	eck	on	T1										
	,					40											0x	0:		2ΜΩ	2																
8:	′				Extt	1K	anç	ge					0x0				0x	1:		0.51	/Ω																
																	0x	3:		0.11	/Ω																
													_		Ref	eren	ce fo	r te	empe	eratu	re	ser	noar	rsł	nort	me	ası	ırer	nen	t or	1 T2	:					
10	)				Ext	t2P	't1C	)()					0				0:		•	RT_																	

			1: RT_SHORT < 10Ω
12:11	Extt2Range	0x0	Reference for Temp Sensor open check on T2 $0x0: 2M\Omega \\ 0x1: 0.5M\Omega \\ 0x3: 0.1M\Omega$
14	Extt3Pt100	0	Reference for temperature sensor short measurement on T3 0: RT_SHORT < $500\Omega$ 1: RT_SHORT < $10\Omega$
16:15	Extt3Range	0x0	Reference for Temp Sensor open check on T3 $0x0: 2M\Omega \\ 0x1: 0.5M\Omega \\ 0x3: 0.1M\Omega$

	Ad	dres	ss:		)x2E )x2E		R	egis	Namo	e:											tting tting			D	efau	lt:		0x0 0x0				
3	1	30	s: 0x2D Register Name: 29 28 27 26 25 24 23 22 21 20 Field Name Defau										19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Bit	s			F	ield	Nan	пе			D	efau	lt									Des	crip	tion								
	15:	:0	Min									0x0		Res	erve	b																
,	31:	16										0x0		Res	erve	b																

Α	۸dd	Ires	s:		0x2C 0x2E		R	egis	ter I	Nam	e:			_			-	-				tting tting			D	efau	lt:		0x0 0x0			
31	1 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E	3its	s			Fi	ield	Nam	ie			D	efau	lt									Des	crip	tion								
1	15:0 M											0x0		Res	erve	d																
3	Bits         Field           15:0         M           31:16         M											0x0		Res	erve	d																

Addres	DiagSen.GainChk[1] - AFE2 setting																																							
31 30	Register Name:  DiagSen.GainChk[1] - AFE2 setting  Default:  Dx0000000000  Dy 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1  Default  Default  Default  Default  Description  Gain Reference Value for Gain Drift Diagnosis  RefVal  Dx0  During sensor calibration an initial AFE Gain Check measurement with a proposite defined AFExGainCheckResDacVal setting must be done and the obtained Routput value shall be stored in this register for later reference.  Gain Tolerance Value for Gain Drift Diagnosis  A tolerance value in ADC counts for acceptable gain drift over lifetime shall be stored in this register.														0																									
Bits	Register Name:  DiagSen.GainChk[1] - AFE2 setting  Default:  Ox000000000  29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1  Field Name  Default  Gain Reference Value for Gain Drift Diagnosis  RefVal  Ox0  During sensor calibration an initial AFE Gain Check measurement with a property defined AFExGainCheckResDacVal setting must be done and the obtained Foutput value shall be stored in this register for later reference.  Gain Tolerance Value for Gain Drift Diagnosis  A tolerance value in ADC counts for acceptable gain drift over lifetime shall be stin this register																																							
15:0	Gain Reference Value for Gain Drift Diagnosis  RefVal  0x0  During sensor calibration an initial AFE Gain Check measurement with a prodefined AFExGainCheckResDacVal setting must be done and the obtained output value shall be stored in this register for later reference.																																							
31:16				Tol	Val						0x	0	A to in th	ler is	and reg	ce gis ilur	va ter	llue s si	in A gna	\D	C c	ou	ınt: r th	s fo	ora Gai	acce	ept Orif	able	eck	< if t	he									tored

A	dd	ress	Default   DiagSen. Of st Chk[0] - AFE1 setting   Default   Defau																											
31	3																1	0												
В	its	;	Field Name Default Description																											
1	5:0	)				Ref	Val					0x0			•															done rence.
31	:10	6				Tol	Val					0x0		Offs	et To	olera	nce '	Valu	e for	0	ffset [	Orift I	Diag	nosi	is					

A tolerance value in ADC counts for acceptable offset drift over lifetime shall be stored in this register
An offset failure is signaled after the Offset Drift Check if the determined AFE Offset Value is either
< (RefVal - TolVal) or > (RefVal + TolVal)

### 13.1.9. Temperature Channel Mapping

Addre	ss:		0x33	3	R	egis	ter N	lam	e:					Т	emp	Мар	Chlo	d					D	efau	lt:		0x0	0000	01A	١
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits	Field Name Default Description  Tch1 Ox2 Temperature Sensor Source for Temperature Channels 1, 2, 3																													
2:0	Tch1 0x2 Temperature Sensor Source for Temperature Channels 1, 2, 3 0x0: None																													
5:3				Tc	h2					0x3				0x2 0x2 0x3	2:	P T														
8:6				Tc	h3					0x0				0x4		Т														

# 13.1.10. SSC Algorithm Selection

Addres	ss:	(	0x3	34	ı	Regi	ster	Nan	e:					N	VI ath	SbrA	IgoS	el					D	efau	lt:		0x0	0000	011	
31 30	29	28	27	7 26	25	24	23	3 22	21	20	19	18	17	16	3 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits				Field	Nar	ne			D	efau	ılt									Des	crip	tion								
3:0				Sen	sor	1				0x1		SSC	: Alg	0:	hm fo	Ν	lone				2									
7:4				Sen	sor	2				0x1				-	x1: x2:	_	OT I													
10:8				Tlo	сОр					0x0		Third	d Lo	0:	Char x0: x1:	S	Oper ubtr	actio												
11				TlcCl	nOrd	ler				0x0		Third	d Lo	0:	Char x0: x1:	C	Dper H1 o	ор С	H2	er										

### 13.1.11. EOC / Alarm

Addres	ss:		0x:			R	egis	te	r Nar	ne:					in[0] in[1]								_			D	efau	ılt:				0000		
31 30	29	28	2	7 26	2	25	24	2	3 22	21	20	19	18	17	16	15	14	13	1	12	11	10	9		8	7	6	;	5	4	3	2	1	0
Bits				Field	N	am	е			D	efau	ult										Des	cri	pti	on									
23:0				Thr	es	h1					0x0	١	Alar	m Th	resh 24	old 1 bit va		, ma	atc	hes	SS	C oı	ıtpı	ut n	umb	er	forn	nat						
													EOC	C / Al	arm	Activ	atio	n																
24				1	En						0				0:		D	isab	ole	d														
															1:		Е	nabl	lec	b														
													Outp	out P	olari	ty																		
25				F	Pol						0				0:		Α	ctive	e F	High	1													
															1:		Α	ctive	e L	_ow														
													Num	ber	of Al	arm <sup>·</sup>	Thre	sho	olds	s														
27:26				NrT	<b>h</b> = -	h					0,,0				0x0	):	Ν	one	(E	OC	СМ	ode)												
27.20				INI	me	esn					0x0				1:		S	ingle	e T	Γhre	sho	old												
															2:		W	/indo	ow	<i>i</i> (2	Thr	esh	olds	s)										
													Alar	m Ra	ange																			
28				Ra	ang	ge					0				0:		Α	bove	e /	Οu	ıtsid	е												
															1:		В	elow	v /	Ins	ide													

Ac	dre	ss:		0x36 0x39		R	egis	ter I	Nam	e:					 	-				ARN ARN			D	efau	lt:		0x0 0x0			
0x39   Register Hame:   EocAlarmPin[1].Reg2 - P 31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16   15   14   1  Bits   Field Name   Default    Alarm Threshold 2												13	12	11	10	9	8	7	6	5	4	3	2	1	0					
В	its			F	ield	Nam	ie			D	efau	lt								Des	crip	tion								
23	3:0				Thre	esh2					0x0		Aları	m Th	 		, mat	tches	s SS	C ou	tput	num	nber	form	at					

Ad	dres	ss:		0x37 0x3A		Re	egis	ter I	Nam	e:										OC/A OC/A						Defa	ult:	:		-	0000		
31	30	29	28	27 2	6	25	24	23	22	21	20	19	18	17	16	15	14	13	1	2 11	10	) (	9	8	7	6	;	5	4	3	2	1	0
Bit	ts			Fie	d N	lam	е			D	efau	ılt									De	scr	ript	tior	n								
23	:0				Hys	st					0x0		Alar	m Hy	stero 24b		alue,	mat	ch	ies S	SC o	utpi	ut r	nun	nber	forn	nat						
31:	24			F	ers	sist					0x0		Alar	m Co		ion F t valu				befo 55)	e Al	arm	n S	tate	e is c	han	ged	t					

### 13.1.12. Analog Output (AOUT)

Addres	ss:	(	0x3B		Re	egis	ter	Nam	e:						Aout	SelF	araı	m							D	efaı	ılt:		(	0x0(	0000	001	
31 30	29	28	27 26	2	5	24	23	22	21	20	19	18	17	10	6 15	14	13	1:	2 1	1 1	10	9	8	3	7	6	5	4	1	3	2	1	0
Bits			Field	l Na	am	е			D	efau	ılt										Des	crip	tic	n									
												Sou	rce S	Sig	nal fo	r Ana	alog (	Out	tput														
														0	)x0:	N	lone																
														0	)x1:	Е	Bridge	e S	Senso	or C	Char	nnel	1										
2:0			SelAfe	۰۲۰	D					0x1				0	)x2:	Е	Bridge	e S	Senso	or C	Char	nnel	2										
2.0			SeiAi	его	יטונ	ac				UXI				0	)x3:	Т	hird	Lo	gic C	ha	nne	I											
														0	)x4:	Т	emp	era	ature	Cł	nanr	nel 1	1										
														0	)x5:	Т	emp	era	ature	Cł	nanr	nel 2	2										
														0	)x6:	T	emp	era	ature	Cł	nanr	nel 3	3										
												Ana	log C	Dut	put D	river	Mod	le															
														0	)x0:		Disab	led	t														
														0	)x1:	A	bsol	ute	Vol	ag	e O	utpu	ut (	)-1	0V								
5:3			Aoutl	1400	40,	٦.				0x0				0	)x2:	A	bsol	ute	Vol	ag	e O	utpu	ut (	)-5	V								
5.5			Aouti	WIOC	JO	<del>3</del> 1				UXU				0	)x3:	A	bsol	ute	• V 0	-1V	′												
														0	)x4:	F	Ratio	me	tric \	olt/	age	Ou	tρι	ut									
														0	)x5:	2	-Wir	e C	Curre	nt I	-00	)											
														0	)x6:	3	-Wir	e C	Curre	nt L	-00	)											

Ad	ddres	ss:		0x3	C		Re	gis	ste	r N	ame	e:						Αοι	ıtRe	gCtrl							Def	ault	:		0x0	0000	01B	
31	30	29	28	27	7 26	3 2	25	24	2	3	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7		6	5	4	3	2	1	0
В	its				Field	l Na	am	е				D	efau	ılt									De	sc	riptic	n								
															Ana	log (	Dut	put A	ctiva	tion														
	0				Ac	outE	n						1				0	:		Disab	led													
																	1	:	Е	nabl	ed													
															Ana	log (	Dut	put M	ode															
																	0	x0:	(	Curre	nt L	oop	5V-F	R-D	AC									
2	:1				Aou	ιtΜα	ode						0x1				0	x1:	\	OU7	5\	/												
																	0	x2:	\	OU7	1\	/												
																	0	x3:	C	Curre	nt L	_oop	1V-F	R-D	AC									
															AOL	JT D	rive	er Ou	tput l	Powe	er													
	3			Αc	outHi	ghF	ow	/En					1				0	:	L	ow F	ow	er												
																	1	:	F	ligh l	ov	ver												
															AOI	JT D	rive	er Fee	edba	ck														
	4			Ao	utFe	edE	3ac	kEr	1				1				0	:	Е	xter	nal													
																	1	:	li	ntern	al													

			AOUT Driver Output Current Limitation
			0x0: 6 mA
6:5	AoutCurrLim	0x0	0x1: 12 mA
			0x2: 18 mA
			0x3: 25 mA
			AOUT Driver Offset Compensation
7	AoutOffsetCompOff	0	0: Disabled
			1: Enabled
			VDDN Charge Pump for Negative Supply
8	AoutVddnEn	0	0: Disabled
			1: Enabled
			VDDN Charge Pump Load Current
			0x0: 0.5 mA
10:9	AoutVddnLoad	0x0	0x1: 1 mA
			0x2: 3 mA
			0x3: 5 mA

Addres	ss:	(	)x3D		R	egis	ter I	Nam	е:						Ao	utRe	gDi	iag							D	efau	lt:		0x0	0000	000	1
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	6 1	5 14	1 1:	3	12	2 11	10	9	)	8	7	6	5	4	3	2	1	0
Bits			Fi	eld	Nan	ne			D	efau	lt										De	scri	pti	on								
												Diag	nosi	is L	eve	Out	put a	at A	ΑO	UT												
0			Aou	tDia	gΟυ	ıtEn				0				0	):		Nori	ma	al O	)pera	tion	Мо	de									
														1	:		Diag	gno	osis	s Out	put	Mod	le									
												Anal	og C	Dut	put I	Лode	;															
														0	)x0:		Vaoi	UT =	= V	'SS												
2:1		P	\out[	Diag	Out\	/alu	Э			0x0				0	)x1:		Vaoi	UT =	= 5	% VI	DD											
														0	)x2:		Vaoi	UT =	= 9	6% ۱	/DD											
														0	)x3:		Vaoi	UT =	= V	/DD												
												VDD	A D	iag	nosi	s if \	'DD	A re	egi	ulato	r for	ΑO	UT	is t	urne	ed o	า					
3			Aoutl	Diag	yVdo	laEn				0				0	):		Disa	able	ed													
														1	:		Ena	able	ed													

Ac	dre	ss:	(	0x3E	Ē	R	egis	ter I	Nam	е:					-	<b>Aout</b>	CI20	Coef	f					D	efau	lt:	0x0	0000	000	
31	30	29	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2  Field Name Default Description															1	0											
Bi	ts	Field Name Default Description																												
15	:0	Field Name Default Description  2-Wire Current Loop Calibration Coefficient CL2 Offset																												
31	16				CID	elta				0	x000	0	2-W	ire C			oop ( /alue		ratio	n Co	effic	ient	CL2	_Del	ta					

Ac	dre	ss:	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2  Field Name Default Description  Ox0000 3-Wire Current Loop Calibration Coefficient CL3_Offset															000													
31	30																3	2	1	0											
В	its	Field Name Default Description																													
15	5:0	Field Name Default Description  3-Wire Current Loop Calibration Coefficient CL3 Offset																													
31	:16				CID	elta				0	x000	0	3-W	ire C			oop ( /alue		ratio	on Co	oeffic	ient	CL3	_Del	ta						

### 13.1.13. System Startup

A	ddı	ress:		0x40	)	R	egis	ter l	Name	e:					Sta	artup	Par	amC	fg					D	efau	lt:		0x0	0000	001	
31	3	0 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	its			F	ield	Nam	ie			D	efau	lt									Des	crip	tion								
													Syst	em (	Start	up in	Cor	nma	nd N	1ode	;										
	0			Sta	rtInC	mM	ode				1				0:		D	isabl	led												
															1:		Е	nable	ed												

#### 13.1.14. IIR Filter

Addres	ss:		0x4′	1	R	egis	ter I	Nam	e:						lirFilt	Сое	ffRe	g					D	efau	ılt:		(	)0x0	0000	000	
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	Ļ	3	2	1	0
Bits			F	ield	Nan	ne			D	efau	lt									Des	scrip	tion									
2:0			F	iltSb	r1A۱	/g				0x0		IIR A	vg ۱	/alu	ie Se	nsor	Brio	lge 1	1												
5:3			F	FiltSb	r1Di	iff				0x0		IIR D	iff V	′alu	e Se	nsor	Brid	ge 1													
8:6			F	iltSb	r2A۱	/g				0x0		IIR A	vg ۱	/alu	ie Se	nsor	Brio	lge 2	2												
9:11			F	FiltSb	r2Di	iff				0x0		IIR D	iff V	′alu	e Se	nsor	Brid	ge 2													
14:12			Fil	ltTen	np1A	vg				0x0		IIR A	vg ۱	/alu	е Те	mpe	ratuı	e Cl	nanr	nel 1											
17:15			Fi	ltTen	np1[	Diff				0x0		IIR D	iff V	′alu	e Tei	nper	atur	e Ch	ann	el 1											
20:18			Fil	ltTen	np2A	vg				0x0		IIR A	vg ۱	/alu	е Те	mpe	ratuı	e Cl	nanr	nel 2											
23:21			Fi	ltTen	np2[	Diff				0x0		IIR D	iff V	′alu	e Tei	nper	atur	e Ch	ann	el 2											
26:24			Fil	ltTen	np3A	vg				0x0		IIR A	vg \	/alu	е Те	mpe	ratui	e Cl	hanr	nel 3											
29:18			Fi	ltTen	np3E	Diff	•			0x0		IIR D	iff V	′alu	e Tei	nper	atur	e Ch	ann	el 3	•	•									

### 13.1.15. General AFE Configuration

Ad	ldres	ss:		0x42		R	egis	ste	r N	ame	ə:						Afe	eCor	nfig							I	Defa	ult:			0x0	0000	000	)	
31	30	29	28	27 2	26	25	24	2	3	22	21	20	19	18	17	16	15	14	13	1:	2 1	1	10	9	8	7	6	!	5	4	3	2	1	0	
Bi	ts			Fie	ld	Nan	ne				D	efau	ılt										Des	crip	tior	1									1
														PG/	\ Ch	oppe	er Mo	ode E	3ridg	e S	Sens	or	1												
1:	:0			BM1	Ch	рΜα	ode					0x0				0x0	0:	1	00 kl	Hz							0x2			50 I	кНz				
																0x	1:	2	00 k	Hz							0x3			Cho	ppe	r Off			
														PG/	A Ch	oppe	er Mo	ode E	3ridg	e S	Sens	or	2												
3:	:2			BM2	Ch	рΜα	ode					0x0				0x0	0:	1	00 k	Hz							0x2			50 I	кНz				
																0x	1:	2	00 k	Hz							0x3			Cho	ppe	r Off			
														PG/	A Ch	oppe	er Mo	ode E	Exter	na	Те	mp	erat	ure \$	Sen	sor	T1								
5	:4		E	xtTem	ıp1	Chp	Mod	de				0x0				0x0	0:	1	00 k	Hz							0x2			50 I	кНz				
																0x	1:	2	00 k	Hz							0x3			Cho	ppe	r Off			
														PG/	A Ch	oppe	er Mo	ode I	Exter	na	l Te	mp	erat	ure (	Sen	sor	T2								
7:	:6		E	xtTem	ıp2	Chp.	Mod	de				0x0				0x0	0:	1	00 k	Hz							0x2			50 I	кHz				
																0x	1:	2	00 k	Hz							0x3			Cho	ppe	r Off			
														PGA	A Ch	oppe	er Mo	ode I	Exter	na	Те	mp	erat	ure \$	Sen	sor	T3								
9:	:8		E	xtTem	рЗ	Chp	Mod	de				0x0				0x0			00 k								0x2				кНz				
																0x	1:	2	00 k	Hz							0x3			Cho	ppe	r Off			
														PGA	A Ch	oppe	er Mo	ode F	PTAT	ГТ	emp	era	ature	Se	nso	r									
11:	:10			TC	hp	Mod	le					0x0				0x0	0:	1	00 k	Hz							0x2			50 I	кНz				
																0x	1:	2	00 k	Hz							0x3			Cho	ppe	r Off			
1	2			BM1	No	oisel	nt1					0		ADO	10 <sub>k</sub>		oise		luctio																
1	3			BM2	Nc	oisel	nt1					0				0: 1:			)isab :nabl																
1	4		E	xtTen	ր1	Noi	seln	t1				0				1.			nabl	eu															

			T
15	ExtTemp2NoiseInt1	0	
16	ExtTemp3NoiseInt1	0	
17	TNoiseInt1	0	
18	CMNoiseInt1	0	Reserved
19	CMDitheringEnable	0	Reserved
20	Vdda1Brownout	0	AFE1 Vdda Brownout Diagnosis 0: Disabled 1: Enabled
21	Vdda2Brownout	0	AFE2 Vdda Brownout Diagnosis 0: Disabled 1: Enabled
22	Vdda3Brownout	0	AOUT Vdda Brownout Diagnosis 0: Disabled 1: Enabled
23	CM1En	0	Reserved
24	CM2En	0	Reserved

Add	dres	ss:	(	0x42		Re	egis	ter l	Nam	e:						Afe	Con	fig							D	efau	ult	t:		0x0	0000	000	)
31	30	29	28	27 26	2	25	24	23	22	21	20	19	18	17	16	15	14	13	12	2 1	1	10	9	8	7	6		5	4	3	2	1	0
Bit	s			Field	l Na	am	е			D	efau	lt									[	Des	crip	tion									
25	5			Afe2Lo	owS	Spe	eed				0		AFE	2 clo	0: 1:		Ν	orma	al (	ect to (equa Spe	al) :	Spe	ed										
20:2	26			Afe	•Mi	isc					0x0		Res	erve	d																		
31	I			CL	Мо	de					0		AFE	Оре	erat 0: 1:		D	for 2 isab nabl	led	ł	Cur	rent	Loc	ор а	pplic	ation	า						

### 13.1.16. Output Modulation

A	dres	ss:	(	0x43		Re	egis	tei	Nam	e:					(	OutN	lod(	Conf	f							Defa	ult:			0x2	7106	400	)
31	30	29	28	27 26	6 2	25	24	2	3 22	21	20	19	18	17	16	15	14	13	1	2 1 <sup>-</sup>	1	10	9	8	7	6	5	5	4	3	2	1	0
В	its			Field	d N	am	е			D	efau	ılt									I	Des	crip	tion									
													Outr	out N	lodul	atior	Туг	ре					-										
	•				0 - 1						0.0		·		0x0				utp	ut M	odı	ulati	on										
1	:0				Sel	l					0x0				0x1	:	F	requ	en	су М	od	ulat	ion										
															0x2	<u>:</u> :	re	eserv	/ec	l													
													Soul	rce S	igna	l for	FOL	JT/P	W	M_1													
															0x0	):	Ν	ot U	se	d													
															0x1	:	В	ridge	e S	enso	r 1												
1	:2			Ch	<u>C</u> n	io1					0x0				0x2	<u>:</u>	В	ridge	e S	enso	r 2	2											
4	.∠			CII	Ğр	101					UXU				0x3	3:				gic C													
															0x4					ature													
															0x5					ature													
															0x6	i:	T	emp	era	ature	Cł	nanı	nel 3	3									
													Soui	rce S	igna	l for	FOL	JT/P	W	M_2													
															0x0	):	Ν	ot U	se	d													
															0x1	:				enso													
7	:5			Ch	Gn	io2					0x0				0x2			_		enso													
'	.0			On	Οp	102					OAO				0x3					gic C													
															0x4					ature													
															0x5					ature													
															0x6	): 	T	emp	era	ature	Cł	nanı	nel 3	3									
1,	5:8		_	mMinF	roc	1 D.A	mD.	_			0x64		Fred	uen	су Мо	odula	ation	1 – M	/lin	imun	١F	requ	uenc	y in	Hz								
- 13	0.0			THIVIII	160	1∟.w	יטוווי				UX04	•			8bit	valu	ıe in	ran	ge	100	to	255											

31:16	FmMaxFreqPwmBaseFreq	0x2710	Frequency Modulation – Maximum Frequency in Hz 16bit value in range 10,000 to 65,535

### 13.1.17. Output Clipping and Diagnostic Range Assignment

Ac	ddr	ess:		0x4	44	R	egis	ter l	Nam	e:				Diag	Clip	Out	Cfg.	Sys	Diag	gCfg				D	efau	lt:		0x0	0000	000	
31	30	29	28	27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ві	its				Field	Nam	ne			D	efau	lt									Des	crip	tion								
(	0				Diag(	DutE	n				0		Outp	out S	igna 0: 1:	lizati	D	f Dia isabl nable	led	stic	State	at A	OU.	Γan	d FC	UT					
	1				ClipC	OutEi	n				0		Two	-Side	ed C 0: 1:	lippir	Ď	Upp isabl	led	and L	owe	r Dia	gno	stic I	Limit						

Α	dd	lres	s:	(	0x45		R	egis	ter l	Nam	e:				Diag	Clip	Out	Cfg.E	)iag(	OutL	.vI[0	)]			D	efau	ılt:		0x0	0007	FFE	
31	3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Е	Bits	5			F	ield	Nam	е			D	efau	lt									Des	crip	tion								
3	1:0	)			Di	agOı	utLvl	[0]			0:	x7FF	E	Sele	ct re	giste	er for	· UDI	R/L	DR a	assi	gnme	ent o	f dia	gnos	stic c	heck	(S				

Α	dd	res	s:	(	0x46	;	R	egis	ter l	Nam	e:				Diag	Clip	Out	Cfg.E	Diag	OutL	.vI[1	]			D	efau	lt:		0x0	0000	000	
31	3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	3its	3			F	ield	Nam	e			D	efau	lt									Des	crip	tion								
3	31:0	)			Dia	agOı	utLvl	[1]				0x0		Sele	ct re	giste	er for	UD	R/L	DR :	assiç	gnme	ent o	fdia	gnos	tic c	hecl	ĸs				

	Ad	dres	ss:	(	0x47	,	R	egis	ter N	Namo	e:				)iag(	Clip(	OutC	Cfg.E	)iag(	OutL	.vI[2	2]			D	efau	lt:		0x0	0000	03F	
Γ	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ī	Bi	ts			Fi	ield	Nam	e			D	efau	lt									Des	crip	tion								
	31	:0			Dia	agΟι	utLvl	[2]				0x0		Res	erve	d																

Ac	ddre	ss:		0x48	3	R	egis	ter N	Name	e:				Dia	gCli	pOu	tCfg	.Clip	Out	tLvI				D	efau	lt:	(	0xF3	3300	CCC	;
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	its			F	ield	Nam	ne			D	efau	lt									Des	crip	tion								
15	5:0			C	lipO	utLo	w			0	xCC(	С	Low	er Cl		-		% FS	3												
31	:16			С	lipOı	utHig	gh		·	0:	xF33	3	Upp	er Cl		-		5% F	s												

#### 13.1.18. SSC Coefficients

,	Addı	res	s:		0x4E 0x57		R	egis	ter I	Nam	e:			Bs1 Bs2		ff.So				_					D	efau	lt:			0000		
3	1 3	0	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Bits				F	ield	Nam	ne			D	efau	lt									Des	crip	tion								
	23:0	,				SO	ffset					0x0		Sen	sor c	offset	terr	n <i>Of</i>	fset_	S												

Addres	ox4E 0x58	Register Nam	e:	Bs1Coeff.SGain – Bridge Sensor 1 Bs2Coeff.SGain – Bridge Sensor 2	Default:	0x00200000 0x00200000
31 30	29 28 27 26	25 24 23 22	21 20 19	18 17 16 15 14 13 12 11 10 9 8	7 6 5	4 3 2 1 0
Bits	Field	Name	Default	Description	1	

23:0	SGain	0x200000	Sensor gain term <i>Gain_S</i>

A	ddre	ss:		0x4F 0x59		R	egis	ter I	Nam	e:						SSot SSot		_						D	efau	lt:		0000		
31	30	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2														1	0													
Е	its																													
2	3:0				SS	Sot					0x0		Sec	ond-	orde	r teri	m for	sen	sor	non-	linea	rity (	SOT	_ser	s					

	Add	dres	ss:		0x50 0x5 <i>A</i>		R	egis	ter I	Nam	e:						Shif Shif		_				D	efau	lt:			0000		
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4														3	2	1	0													
31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4     Bits   Field Name   Default   Description																														
	23:	0				SS	hift					0x0		Post	t-cali	brati	on te	erm (	SEN	S_s/	nift									

A	ddr	res	s:		0x51 0x5E		R	egis	ter I	Nam	e:						STco STco		_					D	efau	lt:		-	0000		
31	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8													7	6	5	4	3	2	1	0										
31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5       Bits   Field Name   Default   Description																															
2	23:0	1				ST	Гсо					0x0		Tem	pera	ture	coef	ficie	nt of	fset	term	Tco									

Ad	dres	ss:		0x52 0x5C		R	egis	ter I	Nam	e:								Brid Brid	•					D	efau	ılt:			0000 0000		
31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10													9	8	7	6	5	4	3	2	1	0								
Bit														tion																	
23:	:0												ond-	orde	r teri	m fo	r Tcc	nor	nline	arity	SOT	_tcc	)								

Α	ddre	ss:		0x53 0x5E		R	egis	ter I	Nam	e:						_	,	_		enso enso				D	efau	lt:			0000		
31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3														3	2	1	0													
Е	its			F	ield	Nam	ne			D	efau	lt									Des	crip	tion								
2	3:0				ST	cg	•				0x0		Tem	pera	ture	coe	ficie	nt ga	ain t	erm	Tcg			•	•		•			•	

,	Add																															
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3														3	2	1	0															
	23:	0				SSo	tTcg	ı				0x0		Sec	ond-	orde	r teri	n fo	Tcg	nor	ı-line	arity	so	T_tc	g							

A	ddre	ss:		0x55 0x5F		R	egis	ter N	Nam	e:									_	,	enso enso		D	efau	lt:		0100 0100		
31	30	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2														1	0												
В	its																												
2	3:0			Οι	utSca	aleG	ain			0x	1000	00	Post	SSC	Ο Οι	ıtput	Sca	ling (	Gain										

Α	ddr	ess	s:		0x56 0x60		R	egis	ter I	Nam	e:				cale cale		_					D	efau	lt:		0000		
													2	1	0													
E	Bits				F	ield	Nam	ne			D	efau	lt						Des	crip	tion		•	•				
23:0 OutScaleOfst 0x0 Post SSC Output Scaling Offset											et																	

A	ddre	ss:		0x61 0x65 0x69	5	R	egis	ter I	Nam	e:			Tch	2Coe	eff.T	Offs	et –	Tem	p C	hanı				D	efau	lt:		0000	000	
31	30	Page 1														1	0													
В	its			F	ield	Nan	ne			D	efau	lt									Des	crip	tion							
2	3:0				TO	fset					0x0		Offs	et cc	effic	ient	for to	empe	eratu	ıre C	Offset	<u>.</u> T								

Ad	ddre	ss:		0x62 0x66 0x6 <i>6</i>	6	R	egis	ster I	Nam	e:			Tch	2Co	eff.7	n – 1	Гет	p Ch	nann	el 2			D	efau	lt:	0x0	0200 0200 0200	000	
31	30	0x6A         Tch3Coeff.TGain – Temp Channel 3         0x002000           30         29         28         27         26         25         24         23         22         21         20         19         18         17         16         15         14         13         12         11         10         9         8         7         6         5         4         3         2           ts         Field Name         Default         Description														1	0												
В	its			F	ield	Nan	ne			D	efau	lt								Des	crip	tion							
23:0 TGain 0x200000 Gain coefficient for temperature <i>Gain_T</i>																													

Ad	ddre	ss:		0x63 0x67 0x6E	7	R	egis	ster I	Namo	е:			Tcl	h2Co	oeff.	TSo	t – T	emp	Ch	anne	el 2			D	efau	lt:		0x0	0000	000	
31	30	0x6B         Tch3Coeff.TSot – Temp Channel 3           0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1           Field Name         Default         Description														0															
В	its																														
23	23:0 TSot 0x0 Second-order term for temperature source SOT_T																														


A	ddr	ess	s:	(	0x64 0x68 0x60	3	R	egis	ter I	Nam	e:			Tch	2Co	eff.1	Shi <sup>°</sup>	ft – <sup>-</sup>	Temı Temı Temı	o Ch	nann	el 2			D	efau	ılt:		0x0	0000	000	1
31	30	0 2															5	4	3	2	1	0										
В	Bits				F	ield	Nan	ne			D	efau	ılt									Des	crip	tion								
2	3:0					TS	hift					0x0		Shift	for	oost-	calib	oratio	on/po	st-a	assei	nbly	offs	et co	mpe	nsat	ion i	T_Sh	ift			

### 13.1.19. CCP Version


Ac	Address:			s: 0xFF				Register Name:					CcpVersion										Default:				0x00000000			
31	30	29	29 28 27 26 25 24 23 2		22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Bi	Bits Field Name					D	efau	lt	Description																					
7	:0 MajorVer						0x0		CCP Major Version																					
15	5:8	:8 MinorVer					0x0		CCP Minor Version																					
23	23:16 PatchVer					0x0		CCP Patch Version																						

# 14. Application Information


### 14.1 2-Bridge Application 1.8V to 5.5V Supply



# 14.2 2-Bridge Application 7V to 48V Supply



# 14.3 2-Wire Current Loop Application



# 15. Glossary

Term	Description
A2D	Analog to Digital
ADC	Analog to Digital Converter
AFE	Analog Front End
ARM	Provider of micro controller core
AUX	Auxiliary measurement, in addition to main sensor bridge measurement
AZ	Auto Zero
ВОТ	Bottom
CCP	Configuration and Calibration Page
CPU	Central Processing Unit
DAC	Digital to Analog Converter
DMA	Direct Memory Access
EMI	Electromagnetic Interference
EOC	End of Conversion signal
ESD	Electrostatic Discharge
FB	Feedback input for analog output buffer
FOUT	Frequency Output
I2C	Inter Integrated Circuit communication protocol
I3C	High speed communication protocol, extension of I2C standard
IFB	Interface Bridge – DMA Controller for serial interfaces
JFET	Junction Field Effect Transistor
LDR	Lower Diagnostic Range
LSB	Least Significant Bit
M3	Name of used micro controller core, full name is ARM Cortex M3
MCU	Micro Controller Unit
MIPI	Collaborative global organization serving industries that develop mobile and mobile-influenced devices.
MISO	Master-In Slave-Out
MOSI	Master-Out Slave-In
MSB	Most Significant Bit
NMOS	N-channel Metall Oxid Transistor
OWI	One Wire Interface
PGA	Programmable Gain Amplifier
PMW	Pulse Width Modulation
POR	Power On Reset
PTAT	Proportional to absolute temperature current source
RAM	Random Access Memory
RTD	Temperature dependent resistor
SDR	Single Data Rate
SM-	Main Sensor Measurement, inverted signal polarity
SM+	Main Sensor Measurement, standard (non-inverted) signal polarity
SOT	Second Order Term
SPI	Serial Peripheral Interface
SS	Slave Select
TLC	Third Logic Channel

#### **ZSSC3281 Datasheet**

UDR	Upper Diagnostic Range
UDK	oppor 2 lagree to 1 tallige

# 16. Revision History

Revision	Date	Description						
1.0	Jun.13.22	Initial release						

#### **Notice**

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard":Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
  - "High Quality":Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.
  - Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.

- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
  - (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
  - (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev. 4.0-2 April 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/