

Sauls Wharf House Crittens Road Great Yarmouth Norfolk NR31 0AG Telephone +44 (0)1493 602602 Email:sales@midasdisplays.com Email:tech@midasdisplays.com www.midasdisplays.com

MDT0280A4IS-MULTI	240 x 320	Multi Interface	TFT Module
	;	Specification	
Version: 1		Date: 14/04/2019	
		Revision	
1 1	1/04/2019	First issue	

Display F	eatures		
Display Size	2.8"		
Resolution	240 x 320		
Orientation	Portrait		
Appearance	RGB		
Logic Voltage	2.8V		oHS ompliant
Interface	Multi	IVK	$\bullet \bullet \bullet$
Brightness	350 cd/m ²	/ A 23	mpliant
Touchscreen	SPLA	1 00	mpnant
Module Size	50.20 x 69.20 x 2.75 mm		10.54
Operating Temperature	-20°C ~ +60°C		
Pinout	50 way FFC	Box Quantity	Weight / Display
Pitch	0.50 mm		

* - For full design functionality, please use this specification in conjunction with the ILI9340X specification.(Provided Separately)

Display Accessories						
Part Number	Description					

Optional Variants					
Appearances	Voltage				

General Specifications

	Feature	Spec		
	Size	2.8inch		
	Resolution	240(horizontal)*320(Vertical)		
	Interface	MCU-18/16/9/8 Bit		
		RGB-18/16/6 Bit		
		SPI 3-Line&4-Line		
	Connect type	Connector		
Characteristics	Color Depth	262k		
	Technology type	a-Si		
	Display Spec. Pixel pitch (mm)	0.18 x 0.18		
	Pixel Configuration	R.G.B. Vertical Stripe		
	Display Mode	Normally Black		
	Driver IC	ILI9340X		
	Viewing Direction	Full view		
	LCM (W x H x D) (mm)	50.2*69.2*2.75		
Machaniaal	Active Area(mm)	43.2*57.6		
Mechanical	Weight (g)	TBD		
	LED Numbers	4 LEDs		

Note 1: RoHS

Note 2: LCM weight tolerance: +/- 5%

DESIGN • MANUFACTURE • SUPPLY

Input/Output Terminals

N ₋	Same had	Description							
No.	Symbol					Descri	ption 		
1	LEDK	LED	Cat	hod	e K				
2	LEDA1	LED	And	ode .	A1				
3	LEDA2	LED	And	ode .	A2				
4	LEDA3	LED	ED Anode A3						
5	LEDA4	LED	And	ode .	A4				
6	IM0	IM3	IM2	IM1	IIMO	MCU-Interface Mode	Register/Content	Pins in use GRAM	
		0	0	0	0	8080 MCU 8-bit bus interface I	D[7:0]	D[7:0],WRX,RDX,CSX,D/CX	
		0	0	0	1	8080 MCU 16-bit bus interface I	D[7:0]	D[15:0],WRX,RDX,CSX,D/CX	
_		0	0	1	0	8080 MCU 9-bit bus interface I	D[7:0]	D[8:0],WRX,RDX,CSX,D/CX	
7	IM1	0	0	1	1	8080 MCU 18-bit bus interface I	D[7:0]	D[17:0],WRX,RDX,CSX,D/CX	
		0	1	0	1	3-wire 9-bit data serial interface I	5 5	SCL,SDA,CSX	
		0	1	1	0	4-wire 8-bit data serial interface I		SCL,SDA,D/CX,CSX	
8	IM2	1	0	0	0	8080 MCU 16-bit bus interface II	D[8:1]	D[17:10],D[8:1],WRX,RDX,CSX,D/CX	
		1	0	0	1	8080 MCU 8-bit bus interface II	D[17:10]	D[17:10],WRX,RDX,CSX,D/CX	
		1	0	1	0	8080 MCU 18-bit bus interface II 8080 MCU 9-bit bus interface II	D[8:1]	D[17:0],WRX,RDX,CSX,D/CX	
		1	1	0	1	3-wire 9-bit data serial interface II	D[17:10]	D[17:9],WRX,RDX,CSX,D/CX SCL,SDI,SDO, CSX	
9	IM3	1	1	1	0	4-wire 8-bit data serial interface II	sc	CL,SDI,D/CX,SDO, CSX	
10	RESET	Rese	et si	gnal	pin				
11	VSYNC	Fran	ne S	ync	hror	ous Signal			
12	HSYNC	Line	Syn	chr	onol	ıs Signal			
13	DOTCLK	Dot-	cloc	k sig	gnal	and oscillator source	E • 5	IIDDIV	
14	DE	Disp	lay e	enal	ole s	ignal			
15~32	DB17~ DB0	Data	bus	s DE	317~	· DB0			
33	SDO	Seria	al ou	ıtpu	t sig	nal			
34	SDI	Seria	al in	out s	sian	al			
35	RD	Read							
					•	:Write signal			
36	WRX/DCX	l .		-		e: Data or command s	select		
						:Data or command s			
37	DCX/SCL			-			CICCI.		
20	CCV	Serial interface:Serial clock signal.							
38	CSX	Chip select pin							
39	TE	FMA	KK						
40	VDDI	Interface I/O Power supply (1.65~3.3V)							
41	VDDI								
42	VCI	Pow	er s	uppl	y of	the System(2.8V)			
43	GND	Pow	er G	rou	nd				
44	X+/XR(NC)	No c	onn	ectio	on				

45	Y+/YD(NC)	No connection
46	X-/XL(NC)	No connection
47	Y-/YU(NC)	No connection
48	GND	Power Ground
49	GND	Power Ground
50	GND	Power Ground

Absolute Maximum Ratings

Driving TFT LCD Panel

Item	Symbol	MIN	MAX	Unit	Remark
Supply Voltage	Vcc	-0.3	4.6	V	
Operating Temperature	Topr	-20	60	\mathbb{C}	
Storage Temperature	T _{STG}	-30	70	\mathbb{C}	

Electrical Characteristics

Driving TFT LCD Panel

 $Ta = 25 \, ^{\circ}C$

Item	1	Symbol	MIN	TYP	MAX	Unit	Remark
Digital Suppl	y Voltage	V_{CC}	2.5	2.8	3.3	V	
Operating (Current	I _{VCC}	FACTU	8.0	• SUP	mA	Y
Sleeping C	Current	I_{ST}	-	200	-	uA	
Input Signal	Low Leve	V _{IL}	-0.3	-	0.2x IOVCC	V	
Voltage	High Level	$V_{ m IH}$	0.8x IOVCC	-	IOVCC	V	
TFT Common Electrode		V_{COMH}	3	5	5	V	
TFT Gata ON Voltage		$ m V_{GH}$	10	-	16	V	
TFT Gata ON	N Voltage	V_{GL}	-10	-	-5	V	

Driving Backlight

Item	Symbol	MIN	TYP	MAX	Unit	Remark
Forward Current	I_{F}	-	80	-	mA	
Forward Voltage	$V_{\rm F}$	3	3.2	3.4	V	Constant current
Backlight Power consumption	$W_{ m BL}$	-	0.256	-	W	

LED Lifetime	-	25000	-	Hrs	
--------------	---	-------	---	-----	--

Note: Each LED: IF =20 mA, VF =3.2V.

Note 2: Optical performance should be evaluated at Ta=25℃ only.

Note 3: If LED is driven by high current, high ambient temperature & humidity condition. The life time of LED will be reduced. Operating life means brightness goes down to 50% initial brightness. Typical operating life time is estimated data.





Figure: LED connection of backlight


Block Diagram



Interface Timing


Timing Parameter

Parallel 18/16/9/8 bit interface timing(8080-II system)




Signal	Symbo	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
DGX	taht	Address hold time (Write/Read)	0	T-14-CE	ns	
	tchw	CSX "H" pulse width	0	T. O.T.	ns	
	tcs	Chip Select setup time (Write)	15		ns	
CSX	trcs	Chip Select setup time (Read ID)	45		ns	
	trosfm	Chip Select setup time (Read FM)	355	1141	ns	
	tcsf	Chip Select Wait time (Write/Read)	10		ns	
	twc	Write cycle	66	1 201	ns	
WRX twrh	twrh	Write Control pulse H duration	15		ns	
	twrl	Write Control pulse L duration	15	(A)	ns	
	trcfm	Read Cycle (FM)	450	ings i	ns	
RDX (FM)	trdhfm	Read Control H duration (FM)	90	1.00	ns	
	trdlfm	Read Control L duration (FM)	355		ns	
X	tro	Read cycle (ID)	160	100	ns	
RDX (ID)	trdh	Read Control pulse H duration	90		ns	
	trdl	Read Control pulse L duration	45	- 4	ns	
0.14.7.01	tdst	Write data setup time	10		ns	
D[17:0], D[17:10]&D[8:1], D[17:10], D[17:9]	tdht	Write data hold time	10		ns	For maximum CL 20nF
	trat	Read access time		40	ns	For maximum CL=30pF For minimum CL=8pF
	tratfm	Read access time	1.	340	ns	Tot minimum oc=opr
D[17.3]	trod	Read output disable time	20	80	ns	

Note: Ta = -30 to 70 ℃, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, VSS=0V.




DESIGN • MANUFACTURE • SUPPLY

Serial interface timing characteristics (3-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
	tscycw	Serial Clock Cycle (Write)	100		ns	
	tshw	SCL "H" Pulse Width (Write)	40		ns	
SCL	tslw	SCL "L" Pulse Width (Write)	40	1.0	ns	
SUL	tscycr	Serial Clock Cycle (Read)	150	1.36	ns	
	tshr	SCL "H" Pulse Width (Read)	60		ns	
	tslr	SCL*L* Pulse Width (Read)	60	- %F	ns	
SDA/SDI	tsds	Data setup time (Write)	30	4.	ns	
(Input)	tsdh	Data hold time (Write)	30	40	ns	
SDA/SDO	tacc	Access time (Read)	10	9	ns	
(Output)	toh	Output disable time (Read)	10	50	ns	
	tscc	SCL-CSX	20	4	ns	
CSX	tchw	CSX "H" Pulse Width	40		ns	
COX	toss	CSX-SCL Time	60	100	ns	
	tcsh	CSX-SCL Time	65	16.	ns	

Note: Ta = 25 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V




Serial interface timing characteristics (4-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
CSX	tcss	Chip select time (Write)	40	10-11	ns	1 1 2 2 2 2 2 2 2
CSX	tesh	Chip select hold time (Read)	40		ns	
	twc	Serial clock cycle (Write)	100		ns	
	twrh	SCL "H" pulse width (Write)	40	0.079.7	ns	
SCL	twrl	SCL "L" pulse width (Write)	40	0.00	ns	
SUL	tre	Serial clock cycle (Read)	150	- 74-	ns	
	trdh	SCL "H" pulse width (Read)	60	-	ns	
	trdl	SCL "L" pulse width (Read)	60	r fre i n	ns	
D/CX	tas	D/CX setup time	10	J >+ 7 1		
DICX	tah	D/CX hold time (Write / Read)	10	-		
SDA/SDI	tds	Data setup time (Write)	30	18	ns	
(Input)	tdh	Data hold time (Write)	30	1450	ns	
SDA/SDO	tacc	Access time (Read)	10	ricky ii	ns	For maximum CL=30pF
(Output)	tod	Output disable time (Read)	10	50	ns	For minimum CL=8pF

Note: Ta = 25 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V





Parallel 18/16/9/8 bit RGB interface timing



Signal	Symbol	Parameter	min	max	Unit	Description
VSYNC/	tornes	VSYNC/HSYNC setup time	15		ns	0.0000000000000000000000000000000000000
HSYNC	TOWNICH	VSYNC/HSYNC hold time	15	99	ns	
DE	tens.	DE setup time	15	- Ke - S	ns]
DE	t _{E184}	DE hold time	15	33	ns	
D[17:0]	tros	Data setup time	15		ns	19/16-bit bus RGB
U[17.0]	tenu	Data hold time	15		ns	Interface mode
	PWDH	DOTCLK high-level period	15	-32-3	ns	
DOTCLK	PWDL	DOTCLK low-level period	15	-se_0	ns	
DOIGER	toyop	DOTCLK cycle time	100	33	ns	
	t _{rate} , t _{rate}	DOTCLK,HSYNC,VSYNC rise/fall time		15	ns	
VSYNC/	tsyncs	VSYNC/HSYNC setup time	15	33	ns	
HSYNC	T OWNER	VSYNC/HSYNC hold time	15	- Je - S	ns	
DE	Ens	DE setup time	15	92 1	ns]
DE	teres	DE hold time	15	- 12	ns	101108 NOOS
D[17:0]	tros	Data setup time	15	- 23 - 8	ns	6-bit bus PGB
D[17.0]	t _{PDH}	Data hold time	15	- 32	ns	Interface mode
	PWDH	DOTCLK high-level pulse period	15	- 8e - S	ns	
DOTCLK	PWDL	DOTCLK low-level pulse period	15	23	ns	
DOIGH	toyop	DOTCLK cycle time	100	- (i	ns	
	troter, troter	DOTCLK,HSYNC,VSYNC rise/fall time	1.3	15	ns	


Note: Ta = -30 to 70 ℃, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V







Parameters	Symbols	Condition	Min.	Тур.	Max.	Units
Horizontal Synchronization	Hsync		2	10	16	DOTCLK
Horizontal Back Porch	HBP		2	20	24	DOTCLK
Horizontal Address	HAdr		9.1	240	150	DOTCLK
Horizontal Front Porch	HFP		2	10	16	DOTCLK
Vertical Synchronization	Vsync		1	2	4	Line
Vertical Back Porch	VBP		1	2	1	Line
Vertical Address	VAdr		9	320	100	Line
Vertical Front Porch	VFP		3	4	DeE	Line

Register Wite/Read Timing






(b) Read from register




GRAM Wite/Read Timing



Reset Timing Characteristics

DB17:01


Item	Symbol	Unit	Min.	Тур.	Max.
Reset low-level width	trest	ms	1		
Reset rise time	t _{rRES}	μs	- 4	14	10
Reset high-level width	t _{RES H}	ms	50		




Reset timing

Power On/Off Sequence

Power On Sequence



Power Off Sequence



Optical Characteristics

Items		Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
		θτ		-	80	-		
Vi avvin a an a	1	θв	Center	-	80	-	Dagmag	Note2
Viewing ang	ies	θ_{L}	CR≥10	-	80	-	Degree.	Notez
		θ_{R}		-	80	_		
Contrast Rat	tio	CR	Θ =0	400	500	-	-	Note1, Note3
Surface luminance)	LV	θ =0 °	300	350	-	cd/m2	Note2
Dagmanga Tir		Ton	25° C	-	30	40		Note1,
Response Tii	me	Toff	25 C	-	30	40	ms	Note4
	White	Xw		TBD	TBD	TBD	-	
	Willte	Yw		TBD	TBD	TBD	-	
	Red	X_R		TBD	TBD	TBD	-	
Chromaticity	Red	Y_R	Backlight	TBD	TBD	TBD	-	Note1,
Chromaticity	Graan	X_{G}	is on	TBD	TBD	TBD	-	Note5
	Green	Y_{G}		TBD	TBD	TBD		
	Blue	X_{B}		TBD	TBD	TBD	-	
	Blue	Y _B		TBD	TBD	TBD	5	
Uniformity	I	U		75	80	-	%	Note1, Note6
NTSC					65		%	Note5
Luminance	in •	МАІ	NUFA	_310	360	400	5UPF	Note1, Note7

Test Conditions:


- 1. IF= 20mA(one channel), the ambient temperature is 25
- 2. The test systems refer to Note 1 and Note 2.

Note2. Definition of surface luminance.

Surface luminance is the luminance with all pixels displaying white. For more information see Lv = Average Surface Luminance with all white pixels(P1,P2,P3,,Pn)

Note 1:Definition of optical measurement system.

The optical characteristics should be measured in dark room. After 5 minutes operation, the optical properties are measured at the center point of the LCD screen. All input terminals LCD panel must be ground when measuring the center area of the panel.



DISPLAYS

Note 2: Definition of viewing angle range and measurement system. viewing angle is measured at the center point of the LCD by CONOSCOPE(ergo-80).




Fig. 1 Definition of viewing angle

Note 3: Definition of contrast ratio

Contrast ratio (CR) = Luminance measured when LCD is on the "White" state

Luminance measured when LCD is on the "Black" state


"White state ":The state is that the LCD should driven by Vwhite.

"Black state": The state is that the LCD should driven by Vblack.

Vwhite: To be determined Vblack: To be determined.

Note 4: Definition of Response time

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time (TON) is the time between photo detector output intensity changed from 90% to 10%. And fall time (TOFF) is the time between photo detector output intensity changed from 10% to 90%.



Note 5: Definition of color chromaticity (CIE1931) Color coordinates measured at center point of LCD.

Note 6: Definition of Luminance Uniformity

Active area is divided into 9 measuring areas (Refer Fig. 2). Every measuring point is placed at the center of each measuring area.

Luminance Uniformity(U) = Lmin/Lmax

L----- Active area length W---- Active area width




Fig. 2 Definition of uniformity

Lmax: The measured maximum luminance of all measurement position.

Lmin: The measured minimum luminance of all measurement position.

Note 7: Definition of Luminance:

Measure the luminance of state at point.


Environmental / Reliability Tests

No	Test Item	Condition	Remarks
1	High Temperature Operation	Ts=+60°C, 120hrs	Note 1 IEC60068-2-2, GB2423. 2-89
2	Low Temperature Operation	Ta= -20°C, 120hrs	Note 2 IEC60068-2-1 GB2423.1-89
3	High Temperature Storage	Ta= +70°C, 240hrs	IEC60068-2-2 GB2423. 2-89
4	Low Temperature Storage	Ta= -30°C, 240hrs	IEC60068-2-1 GB/T2423.1-89
5	High Temperature & Humidity Storage	Ta= +60°C, 90% RH max, 160 hours	IEC60068-2-3 GB/T2423.3-2006
6	Thermal Shock (Non-operation)	-30°C 30 min ~ +80°C 30 min Change time: 5min, 30 Cycle	Start with cold temperature, end with high temperature IEC60068-2-14, GB2423.22-87
7	Electro Static Discharge (Opeartion)	C=150pF, R=330 Ω , 5 points/panel Air: \pm 8KV, 5 times; Contact: \pm 4KV, 5 times; (Environment: 15°C \sim 35°C, 30% \sim 60%, 86Kpa \sim 106Kpa)	IEC61000-4-2 GB/T17626.2-1998
8	Vibration (Non-operation)	Frequency range: 10~55Hz, Stroke: 1.mm Sweep: 10Hz~55Hz~10Hz 2 hours for each direction of X .Y. Z. (package condition)	IEC60068-2-6 GB/T2423.5-1995
9	Shock (Non-operation)	60G 6ms, \pm X, \pm Y, \pm Z 3 times for each direction	IEC60068-2-27 GB/T2423.5-1995
10	Package Drop Test	Height: 80 cm, 1 corner, 3 edges, 6 surfaces	IEC60068-2-32 GB/T2423.8-1995

Note: 1. T_S is the temperature of panel's surface.

2. Ta is the ambient temperature of sample.

Mechanical Drawing



Precautions For Use of LCD modules

Handling Precautions

- 1.1. The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from a high place, etc.
- 1.2. If the display panel is damaged and the liquid crystal substance inside it leaks out, be sure not to get any in your mouth, if the substance comes into contact with your skin or clothes, promptly wash it off using soap and water.
- 1.3. Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.
- 1.4. The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarizer carefully.
- 1.5. If the display surface is contaminated, breathe on the surface and gently wipe it with a soft dry cloth. If still not completely clear, moisten cloth with one of the following solvents:
 - Isopropyl alcohol
 - Ethyl alcohol

Solvents other than those mentioned above may damage the polarizer. Especially, do not use the following:

- Water
- Ketone
- Aromatic solvents
- 1.6. Do not attempt to disassemble the LCD Module.
- 1.7. If the logic circuit power is off, do not apply the input signals.
- 1.8. To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.
- 1.8.1. Be sure to ground the body when handling the LCD Modules.
- 1.8.2. Tools required for assembly, such as soldering irons, must be properly ground.
- 1.8.3. To reduce the amount of static electricity generated, do not conduct assembly and other work under dry conditions.
- 1.8.4. The LCD Module is coated with a film to protect the display surface. Be care when peeling off this protective film since static electricity may be generated.

Storage Precautions

- 2.1. When storing the LCD modules, avoid exposure to direct sunlight or to the light of fluorescent lamps.
- 2.2. The LCD modules should be stored under the storage temperature range If the LCD modules will be stored for a long time, the recommend condition is:

2.3. The LCD modules should be stored in the room without acid, alkali and harmful gas.

Inspection Sampling

3.1. Lot size: Quantity per shipment lot per model

3.2. Sampling type: Normal inspection, Single sampling

3.3. Inspection level: II

3.4. Sampling table : MIL-STD-105D

3.5. Acceptable quality level (AQL)

Major defect : AQL=0.65 Minor defect: AQL=1.00

Inspection Conditions

4.1 Ambient conditions:

a. Temperature: Room temperature $25\pm5\,^{\circ}\mathrm{C}$

b. Humidity: (60 ± 10) %RH

c. Illumination: Single fluorescent lamp non-directive (300 to 700 Lux)

4.2 Viewing distance

The distance between the LCD and the inspector's eyes shall be at least 35 ± 5 cm.

4.3 Viewing Angle

U/D: 450/450, L/R: 450/450

Eve position

35cm-40cm

RE • SUPPLY

Inspection Criteria

Defects are classified as major defects and minor defects according to the degree of defectiveness defined herein.


Major defect

Item No	Items to be inspected	Inspection Standard	
5.1.1	All functional defects	 No display Display abnormally Short circuit line defect 	
`5.1.2	Missing	Missing function component	
5.1.3	Crack	Glass Crack	

Minor defect

Item No	Items to be inspected	Inspection standard	
5.2.1	Spot Defect Including Black spot White spot	For dark/white spot is define $\varphi = (\mathbf{x} + \mathbf{y}) / 2$ $\longrightarrow \begin{array}{c} \mathbf{X} \\ \bullet \\ \bullet \end{array} \qquad \begin{array}{c} \mathbf{y} \\ \bullet \end{array}$	d
	Pinhole	Size φ(mm)	Acceptable Quantity
	Foreign	φ≤0.10	Ignore
	particle	0.10 < φ≤0.2	2
		0.2 < ф	Not allowed

522	Polarizer dirt,	Size o(mm)	Acceptable	e Quantity
	particle	φ≤0.15	1	
	Line Defect	Define: Width		
5.2.3	Including Black line White line	Width(mm) Length(mm)	Acceptabl	e Quantity
	Scratch	W≤0.05	Ign	ore
		0.05 < W≤0.1 L≤1.5	- 1	2
		0.1 < W, or L>1.5	Not al	llowed
5,2,4	Polarizer Dent/Bubble	Not all	lowed	
		Bright and Black dot define:	-	
5.2.5	Electrical Dot Defect	and Two Adjace		
5.2.5	the second secon	and	Full black. Re	
5.2.5	the second secon	Two Adjace Inspection pattern: Full white,	Full black. Re	e Quantity
5.2.5	the second secon	Two Adjace Inspection pattern: Full white, blue screens	Acceptable I O	e Quantity Note
5.2.5	the second secon	Two Adjace Inspection pattern: Full white, blue screens Item Black dot defect	Acceptable I O 2	e Quantity
5.2.5	the second secon	Two Adjace Inspection pattern: Full white, blue screens Item Black dot defect Bright dot defect	Acceptable I 0 2 1	e Quantity Note
5.2.5	the second secon	Two Adjace Inspection pattern: Full white, blue screens Item Black dot defect	Acceptable I O 2 1 1	e Quantity Note



Note: 1). Dot defect is defined as the defective area of the dot area is larger than 50% of the dot area.

- 2). The distance between two bright dot defects (red, green, blue, and white) should be larger than 15mm.
- 3). The distance between black dot defects or black and bright dot defects should be more than 5mm apart.
- 4). Polarizer bubble is defined as the bubble appears on active display area. The defect of polarizer bubble shall be ignored if the polarizer bubble appears on the outside of active display area.

Mechanics specification

As for the outside dimension of the modules, please refer to product specification for more details

Note:

- 1). Dot defect is defined as the defective area of the dot area is larger than 50% of the dot area.
- 2). The distance between two bright dot defects (red, green, blue, and white)



DESIGN • MANUFACTURE • SUPPLY