

Data Sheet ADRF5046

Silicon SP4T Switch, Reflective, 100 MHz to 44 GHz


FEATURES

- ▶ Ultra wideband frequency range: 100 MHz to 44 GHz
- Reflective design
- Low insertion loss
 - ▶ 1.5 dB to 18 GHz
 - 2.5 dB to 40 GHz
 - ▶ 3.0 dB to 44 GHz
- ► High isolation
 - ▶ 46 dB to 18 GHz
 - ▶ 33 dB to 40 GHz
 - ▶ 31 dB to 44 GHz
- High input linearity
 - ▶ P0.1dB: 27.5 dBm typical
 - ▶ IP3: 50 dBm typical
- ▶ High RF input power handling
 - Through path: 27 dBm
 - ▶ Hot switching (RFC): 27 dBm
- No low frequency spurious
- 0.1 dB RF settling time: 50 ns
- > 20-terminal, 3 mm × 3 mm, RoHS-compliant, LGA package

APPLICATIONS

- Industrial scanner
- Test instrumentation
- Cellular infrastructure mmWave 5G
- ▶ Military radios, radars, and electronic counter measures (ECMs)
- Microwave radios and very small aperture terminals (VSATs)

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADRF5046 is a reflective, single-pole four-throw (SP4T) switch manufactured in the silicon process.

The ADRF5046 operates from 100 MHz to 44 GHz with insertion loss of lower than 3.0 dB and isolation of higher than 31 dB. The device has a radio frequency (RF) input power handling capability of 27 dBm for both the through path and hot switching at RFC pin.

The ADRF5046 draws a low current of 3 μ A on the positive supply of +3.3 V, and -110 μ A on the negative supply of -3.3 V. The device provides complementary metal-oxide semiconductor (CMOS)-/low voltage transistor-transistor logic (LVTTL)-compatible controls.

The ADRF5046 comes in a 20-terminal, 3 mm × 3 mm, RoHS-compliant, land grid array (LGA) package and can operate from -40° C to $+105^{\circ}$ C.

Rev. A

DOCUMENT FEEDBACK

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

| Features | 1 |
|---|---|
| Applications | 1 |
| Functional Block Diagram | 1 |
| General Description | |
| Specifications | 3 |
| Absolute Maximum Ratings | 5 |
| Thermal Resistance | 5 |
| Power Derating Curves | 5 |
| ESD Caution | 5 |
| Pin Configuration and Function Descriptions | 6 |
| Interface Schematics | 6 |
| | |

| Typical Performance Characteristics | 7 |
|---|----|
| Insertion Loss, Return Loss and Isolation | |
| Input Power Compression and Third-Order | |
| Intercept | 9 |
| Theory of Operation | |
| Applications Information | |
| Evaluation Board | 11 |
| Probe Matrix Board | 14 |
| Outline Dimensions | 15 |
| Ordering Guide | 15 |
| Evaluation Boards | 15 |

REVISION HISTORY

1/2024—Rev. 0 to Rev. A

| Change to Features Section | 1 |
|---|---|
| Changes to General Description Section | 1 |
| Changes to Specifications Section, Table 1 Title, and RF Input Power Parameter; Table 1 | 3 |
| Changes to Table 2 | 5 |
| 0 | |

4/2019—Revision 0: Initial Version

SPECIFICATIONS

Power supply voltage (V_{DD}) = +3.3 V, negative supply voltage (V_{SS}) = -3.3 V, digital control inputs voltage (V_{CTL}) = 0 V or +3.3 V, and case temperature (T_{CASE}) = 25°C on a 50 Ω system, unless otherwise noted. RFx refers to RF1, RF2, RF3, and RF4.

Table 1. Electrical Specifications

| Parameter | Symbol | Test Conditions/Comments | Min | Тур | Max | Unit |
|----------------------------------|---------------------------------------|--|-------|------|--------|--------|
| FREQUENCY RANGE | f | | 100 | | 44,000 | MHz |
| INSERTION LOSS | | | | | | |
| Between RFC and RF1 to RF4 (On) | | 100 MHz to 18 GHz | | 1.5 | | dB |
| | | 18 GHz to 26 GHz | | 1.7 | | dB |
| | | 26 GHz to 35 GHz | | 2.3 | | dB |
| | | 35 GHz to 40 GHz | | 2.5 | | dB |
| | | 40 GHz to 44 GHz | | 3.0 | | dB |
| ISOLATION | | | | | | |
| Between RFC and RF1 to RF4 (Off) | | 100 MHz to 18 GHz | | 46 | | dB |
| | | 18 GHz to 26 GHz | | 42 | | dB |
| | | 26 GHz to 35 GHz | | 38 | | dB |
| | | 35 GHz to 40 GHz | | 33 | | dB |
| | | 40 GHz to 44 GHz | | 31 | | dB |
| RETURN LOSS | | | | | | |
| RFC and RF1 to RF4 (On) | | 100 MHz to 18 GHz | | 17 | | dB |
| | | 18 GHz to 26 GHz | | 18 | | dB |
| | | 26 GHz to 35 GHz | | 13 | | dB |
| | | 35 GHz to 40 GHz | | 16 | | dB |
| | | 40 GHz to 44 GHz | | 12 | | dB |
| SWITCHING CHARACTERISTICS | | | | | | |
| Rise and Fall Time | t _{RISE} , t _{FALL} | 10% to 90% of RF output | | 3 | | ns |
| On and Off Time | t _{ON} , t _{OFF} | 50% V _{CTL} to 90% of RF output | | 16 | | ns |
| RF Settling Time | | | | | | |
| 0.1 dB | | 50% V _{CTL} to 0.1 dB of final RF output | | 50 | | ns |
| 0.05 dB | | 50% V _{CTL} to 0.05 dB of final RF output | | 60 | | ns |
| INPUT LINEARITY ¹ | | | | | | |
| 0.1 dB Power Compression | P0.1dB | f = 200 MHz to 40 GHz | | 27.5 | | dBm |
| Third-Order Intercept | IP3 | Two-tone input power = 14 dBm each tone, f = 200 MHz to 40 GHz, Δ f = 1 MHz | | 50 | | dBm |
| Second-Order Intercept | IP2 | Two-tone input power = 14 dBm each tone, f = 10 GHz, $\Delta f = 1 \text{ MHz}$ | | 100 | | dBm |
| VIDEO FEEDTHROUGH ² | | | | 35 | | mV p-p |
| SUPPLY CURRENT | | VDD, VSS pins | | | | |
| Positive | I _{DD} | | | 3 | | μA |
| Negative | I _{SS} | | | -110 | | μA |
| DIGITAL CONTROL INPUTS | .00 | V1, V2 pins | | | | r |
| Voltage | | · ·, · - P ^{ino} | | | | |
| Low | V _{INL} | | 0 | | 0.8 | V |
| High | V _{INL} | | 1.2 | | 3.3 | V |
| Current | * INH | | 1.2 | | 0.0 | ľ |
| Low | I _{INL} | | | <1 | | μA |
| High | | | | 35 | | μΑ |
| | I _{INH} | | | 55 | | μA |
| | | | | | | |
| Supply Voltage Positive | V | | 3.15 | | 3.45 | V |
| | V _{DD} | | | | | |
| Negative | V _{SS} | | -3.45 | | -3.15 | V |

SPECIFICATIONS

Table 1. Electrical Specifications (Continued)

| Parameter | Symbol | Test Conditions/Comments | Min | Тур | Max | Unit |
|--------------------------------|-------------------|---|-----|-----|-----------------|------|
| Digital Control Inputs Voltage | V _{CTL} | | 0 | | V _{DD} | V |
| RF Input Power ³ | P _{IN} | f = 200 MHz to 40 GHz, $T_{CASE} = 85^{\circ}C^{4}$ | | | | |
| Through Path | | RF signal is applied to RFC or through connected RF throw port (selected RFx) | | | 27 | dBm |
| Hot Switching (RFC) | | RF signal is applied to RFC while switching between RFx ports | | | 27 | dBm |
| Hot Switching (RFx) | | RF signal is applied to RFx port while switching to or from another RFx port | | | 24 | dBm |
| Case Temperature | T _{CASE} | | -40 | | +105 | °C |

¹ For input linearity performance over frequency, see Figure 19 to Figure 22.

² Video feedthrough is the spurious dc transient measured at the RF ports in a 50 Ω test setup, without an RF signal present while switching the control voltage.

³ For power derating over frequency, see Figure 2 and Figure 3.

 $^4~$ For 105°C operation, the power handling degrades from the T_{CASE} = 85°C specification by 3 dB.

ABSOLUTE MAXIMUM RATINGS

For recommended operating conditions, see Table 1.

Table 2. Absolute Maximum Ratings

| Parameter | Rating |
|---|----------------------------------|
| Supply Voltage | |
| Positive | -0.3 V to +3.6 V |
| Negative | -3.6 V to +0.3 V |
| Digital Control Input Voltage | -0.3 V to V _{DD} +0.3 V |
| RFC Input Power (f ¹ = 200 MHz to 40 GHz, $T_{CASE} = 85^{\circ}C^{2}$) | |
| Through Path | 27.5 dBm |
| Hot Switching | 27.5 dBm |
| RFx Input Power (f ¹ = 200 MHz to 40 GHz, $T_{CASE} = 85^{\circ}C^{2}$) | |
| Through Path | 27.5 dBm |
| Hot Switching | 24.5 dBm |
| Temperature | |
| Junction, T _J | 135°C |
| Storage Range | -65°C to +150°C |
| Reflow | 260°C |
| Electrostatic Discharge (ESD) Sensitivity | |
| Human Body Model (HBM) | |
| RF Pins | 500 V |
| Supply and Digital Control Pins | 2000 V |

¹ For power derating over frequency, see Figure 2 and Figure 3.

 $^2~$ For 105°C operation, the power handling degrades from the T_{CASE} = 85°C specification by 3 dB.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Only one absolute maximum rating can be applied at any one time.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 θ_{JC} is the junction to case bottom (channel to package bottom) thermal resistance.

Table 3. Thermal Resistance

| Package Type | θ _{JC} | Unit |
|-----------------------|-----------------|------|
| CC-20-6, Through Path | 240 | °C/W |

POWER DERATING CURVES




Figure 2. Power Derating vs. Frequency, Low Frequency Detail, T_{CASE} = 85°C





Figure 3. Power Derating vs. Frequency, High Frequency Detail, T_{CASE} = 85°C

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES 1. EXPOSED PAD. THE EXPOSED PAD MUST BE CONNECTED TO RF AND DC GROUND.

Figure 4. Pin Configuration (Top View)

| Tahlo 4 | Pin | Function | Descri | ntions |
|----------|-----|----------|--------|--------|
| Table 4. | гш | Function | Descri | μιστισ |

| Pin No. | Mnemonic | Description |
|---|----------|--|
| 1 | V1 | Control Input 1. See Figure 6 for the interface schematic. |
| 2, 4, 7, 9, 10, 12 to 14, 16, 17, 19 | GND | Ground. These pins must be connected to the RF and dc ground of the PCB. |
| 3 | RFC | RF Common Port. This pin is dc-coupled to 0 V and ac matched to 50 Ω. No dc blocking capacitor is required when the RF line potential is equal to 0 V dc. See Figure 5 for the interface schematic. |
| 5 | VSS | Negative Supply Voltage. |
| 6 | VDD | Positive Supply Voltage. |
| 8 | RF4 | RF Throw Port 4. This pin is dc-coupled to 0 V and ac matched to 50 Ω . No dc blocking capacitor is required when the RF line potential is equal to 0 V dc. See Figure 5 for the interface schematic. |
| 11 | RF3 | RF Throw Port 3. This pin is dc-coupled to 0 V and ac matched to 50 Ω . No dc blocking capacitor is required when the RF line potential is equal to 0 V dc. See Figure 5 for the interface schematic. |
| 15 | RF2 | RF Throw Port 2. This pin is dc-coupled to 0 V and ac matched to 50 Ω . No dc blocking capacitor is required when the RF line potential is equal to 0 V dc. See Figure 5 for the interface schematic. |
| 18 | RF1 | RF Throw Port 1. This pin is dc-coupled to 0 V and ac matched to 50 Ω. No dc blocking capacitor is required when the RF line potential is equal to 0 V dc. |
| 20 | V2 | Control Input 2. See Figure 6 for the interface schematic. |
| | EPAD | Exposed Pad. The exposed pad must be connected to the RF and dc ground. |

INTERFACE SCHEMATICS



Figure 5. RF Pins (RFC and RF1 to RF4) Interface Schematic




Figure 6. Control Input Pins Interface Schematic

TYPICAL PERFORMANCE CHARACTERISTICS

INSERTION LOSS, RETURN LOSS AND ISOLATION

 V_{DD} = +3.3 V, V_{SS} = -3.3 V, V_{CTL} = 0 V or +3.3 V, and T_{CASE} = 25°C on a 50 Ω system, unless otherwise noted. Insertion loss and return loss are measured on the probe matrix board using ground-signal-ground (GSG) probes close to the RFx pins. However, isolation is measured on the evaluation board. See the Applications Information section for details on the evaluation and probe matrix boards.




Figure 7. Insertion Loss for RFx On vs. Frequency




Figure 8. Return Loss for RFC vs. Frequency, RFC to RF1 On




Figure 9. Isolation for RFC vs. Frequency, RFC to RF1 On




Figure 10. Insertion Loss for RF1 On vs. Frequency over Temperature




Figure 11. Return Loss for RFx On vs. Frequency




Figure 12. Isolation for RFC vs. Frequency, RFC to RF2 On

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 13. Isolation for RFC vs. Frequency, RFC to RF3 On




Figure 14. Channel to Channel Isolation vs. Frequency, RFC to RF1 On




Figure 15. Channel to Channel Isolation vs. Frequency, RFC to RF3 On




Figure 16. Isolation for RFC vs. Frequency, RFC to RF4 On




Figure 17. Channel to Channel Isolation vs. Frequency, RFC to RF2 On




Figure 18. Channel to Channel Isolation vs. Frequency, RFC to RF4 On

TYPICAL PERFORMANCE CHARACTERISTICS

INPUT POWER COMPRESSION AND THIRD-ORDER INTERCEPT

 V_{DD} = +3.3 V, V_{SS} = -3.3 V, V_{CTL} = 0 V or +3.3 V, and T_{CASE} = 25°C on a 50 Ω system, unless otherwise noted. Measured on the evaluation board.




Figure 19. Input Power Compression vs. Frequency




Figure 20. Input IP3 vs. Frequency over Various Temperatures




Figure 21. Input Power Compression vs. Frequency, Low Frequency Detail




Figure 22. Input IP3 vs. Frequency over Various Temperatures,Low Frequency Detail

THEORY OF OPERATION

The ADRF5046 requires a positive supply voltage applied to the VDD pin and a negative supply voltage applied to the VSS pin. Bypassing capacitors are recommended on the supply lines to minimize RF coupling.

All of the RF ports (RFC, RF1 to RF4) are dc-coupled to 0 V, and no dc blocking is required at the RF ports when the RF line potential is equal to 0 V. The RF ports are internally matched to 50 Ω . Therefore, external matching networks are not required.

The ADRF5046 integrates a driver to perform logic functions internally and to provide the user with the advantage of a simplified CMOS/LVTTL-compatible control interface. The driver features two digital control input pins (V1 and V2) that control the state of the RFx paths. The logic level applied to the V1 and V2 pins determines which RFx port is in the insertion loss state while the other three paths are in the isolation state (see Table 5).

The insertion loss path conducts the RF signal between the selected RF throw port and the RF common port. The switch design is bidirectional with equal power handling capabilities. The RF input signal can be applied to the RFC port or the selected RF throw port. The isolation paths provide high loss between the insertion loss path and the unselected RF throw ports that are reflective.

The ideal power-up sequence is as follows:

- 1. Connect GND.
- 2. Power up VDD and VSS. Powering up VSS after VDD avoids current transients on VDD during ramp up.
- 3. Apply digital control inputs V1 and V2. Applying digital control inputs before VDD supply can inadvertently forward bias and damage the internal ESD protection structures. A series 1 kΩ resistor can be used to limit the current flowing into the control pin in such case. If the control pins are not driven to a valid logic state (i.e. controller output is in high impedance state) after VDD is powered up, it is recommended to use pull up/ down resistors.
- **4.** Apply an RF input signal.

The ideal power-down sequence is the reverse order of the powerup sequence.

Table 5. Control Voltage Truth Table

| Dig | gital Control Inputs | | RFx Paths | | |
|------|----------------------|---------------------|---------------------|---------------------|---------------------|
| V1 | V2 | RF1 to RFC | RF2 to RFC | RF3 to RFC | RF4 to RFC |
| Low | Low | Insertion loss (on) | Isolation (off) | Isolation (off) | Isolation (off) |
| High | Low | Isolation (off) | Insertion loss (on) | Isolation (off) | Isolation (off) |
| Low | High | Isolation (off) | Isolation (off) | Insertion loss (on) | Isolation (off) |
| High | High | Isolation (off) | Isolation (off) | Isolation (off) | Insertion loss (on) |

EVALUATION BOARD

The ADRF5046-EVALZ is a 4-layer evaluation board. The outer copper (Cu) layers are 0.5 oz (0.7 mil) plated to 1.5 oz (2.2 mil) and are separated by dielectric materials. Figure 23 shows the evaluation board stackup.




Figure 23. Evaluation Board Cross Sectional View

All RF and dc traces are routed on the top copper layer, whereas the inner and bottom layers are grounded planes that provide a solid ground for the RF transmission lines. The top dielectric material is 8 mil Rogers RO4003, offering optimal high frequency performance. The middle and bottom dielectric materials provide mechanical strength. The total board thickness is 62 mil, which allows 2.4 mm RF launchers to be connected at the board edges. Figure 24 shows the top view of the evaluation board.




Figure 24. Evaluation Board Layout (Top View)

The RF transmission lines were designed using a coplanar waveguide (CPWG) model, with trace width of 14 mil and ground clearance of 7 mil to have a characteristic impedance of 50 Ω . The RF transmission lines are extended by 8 mil from package edge to the tapered line used for RF pin transition as shown in Figure 25. For optimal RF and thermal grounding, as many plated through vias as possible are arranged around transmission lines and under the exposed pad of the package.




Figure 25. RF Transmission Lines

Two power supply ports are connected to the VDD and VSS test points, control voltages are connected to the V1 and V2 test points, and the ground reference is connected to the GND test point.

On the supply traces, a 100 pF bypass capacitor is used to filter the high frequency noise. Additionally, unpopulated components positions are available for applying extra bypass capacitors.

On the control traces, there are provisions for the resistor capacitor (RC) filter to eliminate dc-coupled noise, if needed, by the application. The resistor can also improve the isolation between the RF and the control signal.

The RF input and output ports (RFC, RF1 to RF4) are connected through 50 Ω transmission lines to the 2.4 mm RF launchers. These high frequency RF launchers are by contact and not soldered onto the board.

A thru calibration line (THRU CAL) connects the unpopulated RF launchers. This transmission line is used to calibrate out the board loss effects from the ADRF5046-EVALZ evaluation board measurements to determine the device performance at the packaged pins. Figure 26 shows the typical board loss at room temperature, the embedded insertion loss, and the de-embedded insertion loss for the ADRF5046.




Figure 26. Insertion Loss vs. Frequency

Figure 27 shows the ADRF5046-EVALZ assembly drawing with component placement and Figure 28 shows the schematic.




Figure 27. Evaluation Board Assembly Drawing






Table 6. Evaluation Board Components

| Component | Default Value | Description |
|-----------------------|----------------|---|
| C1, C2 | 10 nF | Capacitors, C0402 package |
| C3, C4, C5, C7 | Not applicable | Capacitors, C0402 package, do not install (DNI) |
| C6, C8 | Not applicable | Capacitors, C0402 package, DNI |
| RFC, RF1 to RF4 | Not applicable | 2.4 mm end launch connectors (Southwest Microwave 1492-04A-5) |
| THRU1, THRU2 | Not applicable | 2.4 mm end launch connectors, DNI |
| R1, R2 | 0 Ω | Resistors, 0402 package |
| VDD, VSS, V1, V2, GND | Not applicable | Through-hole mount test points |
| U1 | ADRF5046 | SP4T switch, Analog Devices [®] , Inc. |
| PCB | 08-044567D | Evaluation PCB, Analog Devices, Inc. |

PROBE MATRIX BOARD

The probe matrix board uses the same stackup as the evaluation board, but a different layout designed to perform measurements using GSG probes at close proximity to the RF pins. Probing eliminates the mismatch reflections caused by connectors, cables, and board layout. Therefore, the probe matrix board provides more accurate measurement of the device performance than the evaluation board. Figure 29 shows the top view of the probe matrix board layout.

The probe matrix board includes a through reflect line (TRL) calibration kit allowing board loss de-embedding. The actual board duplicates the same layout in matrix form to assemble multiple devices at one time. All s parameters were measured on this board.




Figure 29. Probe Matrix Board Layout (Top View)

OUTLINE DIMENSIONS




Figure 30. 20-Terminal Land Grid Array [LGA] (CC-20-6) Dimensions shown in millimeters

Updated: January 24, 2024

ORDERING GUIDE

| Model ¹ | Temperature Range | Package Description | Packing Quantity | Package Option | Marking Code |
|--------------------|-------------------|---------------------|------------------|-------------------|--------------|
| ADRF5046BCCZN | -40°C to +105°C | 20-Lead LGA | Reel, 500 | CC-20-6 | 046 |
| ADRF5046BCCZN-R7 | -40°C to +105°C | 20-Lead LGA | Reel, 500 | CC-20-6 | 046 |

¹ Z = RoHS Compliant Part.

EVALUATION BOARDS

| Model ¹ | Description |
|--------------------|------------------|
| ADRF5046-EVALZ | Evaluation Board |

¹ Z = RoHS Compliant Part.

