

## Product Change Notification - SYST-22NWSA404

## Date:

28 Aug 2019

**Product Category:** 

Memory

Affected CPNs:

**7** 

## Notification subject:

Data Sheet - 25AA256/25LC256 Device Data Sheet Document Revision

## Notification text:

SYST-22NWSA404 Microchip has released a new Product Documents for the 25AA256/25LC256 Device Data Sheet of devices. If you are using one of these devices please read the document located at <u>25AA256/25LC256 Device Data Sheet</u>.

## Notification Status: Final

## **Description of Change:**

- 1) Revise Product ID System, packages and notes.
- 2) Clarified Extended E-Temp description
- 3) Update RoHS compliant description
- 4) Update PDIP package drawing.

## Impacts to Data Sheet: None

Reason for Change: To Improve Manufacturability

Change Implementation Status: Complete

## Date Document Changes Effective: 28 Aug 2019

**NOTE:** Please be advised that this is a change to the document only the product has not been changed.

## Markings to Distinguish Revised from Unrevised Devices: N/A

## Attachment(s):

25AA256/25LC256 Device Data Sheet

Please contact your local <u>Microchip sales office</u> with questions or concerns regarding this notification.

## **Terms and Conditions:**

If you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our <u>PCN home page</u> select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the <u>PCN FAQ</u> section.

If you wish to <u>change your PCN profile</u>, <u>including opt out</u>, please go to the <u>PCN home page</u> select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

Affected Catalog Part Numbers (CPN)

25AA256-E/MF 25AA256-E/P 25AA256-E/SM 25AA256-E/SN 25AA256-E/ST 25AA256-I/FC16KB22 25AA256-I/MF 25AA256-I/P 25AA256-I/S16K 25AA256-I/SM 25AA256-I/SMRVA 25AA256-I/SN 25AA256-I/ST 25AA256-I/W16K 25AA256-I/WM16KB21 25AA256-I/WM16KB24 25AA256-I/WNBG16K 25AA256/S0816K 25AA256/S08RVA 25AA256/S1116K 25AA256/S16K 25AA256/W0816K 25AA256/W1116K 25AA256/W16K 25AA256/WF1116K 25AA256/WF16K 25AA256/WNBGRVA 25AA256T-E/MF 25AA256T-E/SM 25AA256T-E/SN 25AA256T-E/ST 25AA256T-I/MF 25AA256T-I/SM 25AA256T-I/SMRVA 25AA256T-I/SN 25AA256T-I/SN16KVAO 25AA256T-I/SNB31 25AA256T-I/ST 25AA256T-I/ST16KV13 25AA256T-I/ST16KVAO 25AA256X-I/ST 25AA256XT-I/ST 25LC256-E/MF 25LC256-E/P 25LC256-E/SM 25LC256-E/SM16KVAO

25LC256-E/SN 25LC256-E/SN16KV09 25LC256-E/SN16KV17 25LC256-E/SN16KV22 25LC256-E/SN16KVAO 25LC256-E/ST 25LC256-E/ST16KVAO 25LC256-E/W16K 25LC256-E/WMNBG16K 25LC256-H/SN 25LC256-I/MF 25LC256-I/MF16K 25LC256-I/P 25LC256-I/SM 25LC256-I/SN 25LC256-I/SNRVB 25LC256-I/ST 25LC256-M/MF 25LC256T-E/MF 25LC256T-E/SM 25LC256T-E/SM16KV01 25LC256T-E/SM16KV20 25LC256T-E/SM16KVAO 25LC256T-E/SN 25LC256T-E/SN16KV04 25LC256T-E/SN16KV07 25LC256T-E/SN16KV09 25LC256T-E/SN16KV10 25LC256T-E/SN16KV15 25LC256T-E/SN16KV16 25LC256T-E/SN16KV17 25LC256T-E/SN16KV18 25LC256T-E/SN16KV19 25LC256T-E/SN16KV21 25LC256T-E/SN16KV23 25LC256T-E/SN16KVAO 25LC256T-E/ST 25LC256T-E/ST16KV08 25LC256T-E/ST16KV14 25LC256T-E/ST16KV22 25LC256T-E/ST16KV23 25LC256T-E/ST16KV24 25LC256T-E/ST16KV25 25LC256T-E/ST16KV27 25LC256T-E/ST16KVAO 25LC256T-H/DT16KV11 25LC256T-H/SN 25LC256T-I/MF 25LC256T-I/MF16K

25LC256T-I/SM 25LC256T-I/SM16KV03 25LC256T-I/SN 25LC256T-I/SNRVB 25LC256T-I/STRVB 25LC256T-I/STA31 25LC256T-I/STRVA 25LC256T-M/MF 25LC256X-E/ST 25LC256X-I/ST 25LC256XT-E/ST 25LC256XT-I/ST



# 25AA256/25LC256

## **256K SPI Bus Serial EEPROM**

#### **Device Selection Table**

Part Number	Vcc Range	Page Size	Temp. Ranges	Packages
25LC256	2.5-5.5V	64 Byte	I, E	P, SN, SM, ST, MF
25AA256	1.8-5.5V	64 Byte	I, E	P, SN, SM, ST, MF

#### Features

- · Max. Clock 10 MHz
- Low-Power CMOS Technology:
  - Max. Write Current: 5 mA at 5.5V, 10 MHz
  - Read Current: 6 mA at 5.5V, 10 MHz
  - Standby Current: 1 µA at 5.5V
- 32,768 x 8-Bit Organization
- 64-Byte Page
- Self-Timed Erase and Write Cycles (5 ms max.)
- Block Write Protection:
  - Protect none, 1/4, 1/2 or all of array
- Built-In Write Protection:
  - Power-on/off data protection circuitry
  - Write enable latch
  - Write-protect pin
- Sequential Read
- High Reliability:
  - Endurance: 1,000,000 erase/write cycles
  - Data retention: > 200 years
  - ESD protection: > 4000V
- Temperature Ranges Supported:
  - Industrial (I): -40°C to +85°C
  - Extended (E): -40°C to +125°C
- RoHS Compliant
- · Automotive AEC-Q100 Qualified

#### Pin Function Table

Name	Function			
CS	Chip Select Input			
SO	Serial Data Output			
WP	Write-Protect			
Vss	Ground			
SI	Serial Data Input			
SCK	Serial Clock Input			
HOLD	Hold Input			
Vcc	Supply Voltage			

## Description


The Microchip Technology Inc. 25AA256/25LC256  $(25XX256^{(1)})$  are 256 Kbit Serial Electrically Erasable PROMs. The memory is accessed via a simple Serial Peripheral Interface (SPI) compatible serial bus. The bus signals required are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a Chip Select ( $\overline{CS}$ ) input.

Communication to the device can be paused via the hold pin (HOLD). While the device is paused, transitions on its inputs will be ignored, with the exception of Chip Select, allowing the host to service higher priority interrupts.

The 25XX256 is available in standard packages including 8-lead PDIP and SOIC, and advanced packaging including 8-lead DFN and 8-lead TSSOP.

Note 1: 25XX256 is used in this document as a generic part number for the 25AA256/ 25L256 devices.

## Package Types (not to scale)



## 1.0 ELECTRICAL CHARACTERISTICS

## Absolute Maximum Ratings (†)

Vcc	6.5V
All inputs and outputs w.r.t. Vss	-0.6V to Vcc +1.0V
Storage temperature	-65°C to 150°C
Ambient temperature under bias	-40°C to 125°C
ESD protection on all pins	

**†** NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for an extended period of time may affect device reliability.

DC CHARACTERISTICS		Industrial Extended	.,	ΓΑ = -40°C ΓΑ = -40°C			
Param. No.	Sym.	Characteristic	Min.	Тур. <sup>(2)</sup>	Max.	Units	Test Conditions
D001	Vih	High-level input voltage	0.7 Vcc	—	Vcc +1	V	
D002	VIL	Low-level input	-0.3		0.3 Vcc	V	$VCC \ge 2.5V$
D003	VIL	voltage	-0.3		0.2 Vcc	V	Vcc < 2.5V
D004	Vol	Low-level output	_		0.4	V	IoL = 2.1 mA, VCC = 4.5V
D005	Vol	voltage	_		0.2	V	IOL = 1.0 mA, VCC = 2.5V
D006	Voн	High-level output voltage	Vcc -0.5	_	_	V	ІОН = -400 μА
D007	ILI	Input leakage current	_		±1	μA	$\overline{\text{CS}}$ = Vcc, VIN = Vss or Vcc
D008	Ilo	Output leakage current	_	—	±1	μA	CS = Vcc, Vout = Vss or Vcc
D009	CINT	Internal Capacitance (all inputs and outputs)	_	_	7	pF	Ta = 25°C, Fclk = 1.0 MHz, Vcc = 5.0V (Note 1)
D010	Icc Read		_	2.5	6	mA	Vcc = 5.5V; Fclк = 10.0 MHz; SO = Open
		Operating Current	—	0.5	2.5	mA	Vcc = 2.5V; Fclк = 5.0 MHz; SO = Open
D011	Icc Write		_	0.6	5	mA	Vcc = 5.5V
				0.15	3	mA	Vcc = 2.5V
D012	Iccs		_	0.1	5	μA	$\overline{CS}$ = Vcc = 5.5V, Inputs tied to Vcc
	Standby Current		_		1	μA	or Vss, 125°C CS = Vcc = 5.5V, Inputs tied to Vcc or Vss, 85°C

#### TABLE 1-1: DC CHARACTERISTICS

**Note 1:** This parameter is periodically sampled and not 100% tested.

**2:** Typical measurements taken at room temperature (25°C).

AC CHARACTERISTICS			Industrial (I) Extended (E		40°C to + 40°C to +		
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Test Conditions	
1	FCLK	Clock Frequency	_	10	MHz	$4.5V \le Vcc \le 5.5V$	
			_	5	MHz	$2.5V \leq Vcc < 4.5V$	
			—	3	MHz	$1.8V \le Vcc < 2.5V$	
2	Tcss	CS Setup Time	50	—	ns	$4.5V \leq Vcc \leq 5.5V$	
			100	—	ns	$2.5V \leq Vcc < 4.5V$	
			150	_	ns	$1.8V \le Vcc < 2.5V$	
3	TCSH	CS Hold Time	100	—	ns	$4.5V \le Vcc \le 5.5V$	
			200	_	ns	$2.5V \leq Vcc < 4.5V$	
			250	_	ns	$1.8V \leq Vcc < 2.5V$	
4	TCSD	CS Disable Time	50	—	ns	—	
5	Tsu	Data Setup Time	10		ns	$4.5V \le Vcc \le 5.5V$	
			20	—	ns	$2.5V \leq Vcc < 4.5V$	
			30	_	ns	$1.8V \leq Vcc < 2.5V$	
6	THD	Data Hold Time	20	—	ns	$4.5V \le Vcc \le 5.5V$	
			40	—	ns	$2.5V \leq Vcc < 4.5V$	
			50	_	ns	$1.8V \le Vcc < 2.5V$	
7	TR	CLK Rise Time	—	100	ns	(Note 1)	
8	TF	CLK Fall Time	_	100	ns	(Note 1)	
9	Тні	Clock High Time	50	_	ns	$4.5V \le Vcc \le 5.5V$	
			100	—	ns	$2.5V \leq Vcc < 4.5V$	
			150		ns	$1.8V \leq Vcc < 2.5V$	
10	Tlo	Clock Low Time	50	—	ns	$4.5V \le Vcc \le 5.5V$	
			100	—	ns	$2.5V \leq Vcc < 4.5V$	
			150	_	ns	$1.8V \le Vcc < 2.5V$	
11	TCLD	Clock Delay Time	50		ns	—	
12	TCLE	Clock Enable Time	50	—	ns	—	
13	Τv	Output Valid from Clock	_	50	ns	$4.5V \le Vcc \le 5.5V$	
		Low	_	100	ns	$2.5V \leq Vcc < 4.5V$	
			—	160	ns	$1.8V \le Vcc < 2.5V$	
14	Тно	Output Hold Time	0	_	ns	(Note 1)	
15	TDIS	Output Disable Time		40	ns	4.5V ≤ Vcc ≤ 5.5V (Note 1)	
			—	80	ns	$2.5V \le Vcc \le 4.5V$ (Note 1)	
			—	160	ns	1.8V ≤ Vcc ≤ 2.5V (Note 1)	
16	THS	HOLD Setup Time	20	_	ns	$4.5V \le Vcc \le 5.5V$	
			40	—	ns	$2.5V \leq Vcc < 4.5V$	
			80		ns	$1.8V \leq Vcc < 2.5V$	
17	Тнн	HOLD Hold Time	20		ns	$4.5V \le Vcc \le 5.5V$	
			40	—	ns	$2.5V \leq Vcc < 4.5V$	
			80	—	ns	$1.8V \leq Vcc < 2.5V$	

#### TABLE 1-2:AC CHARACTERISTICS

Note 1: This parameter is periodically sampled and not 100% tested.

- 2: Twc begins on the rising edge of  $\overline{\text{CS}}$  after a valid write sequence and ends when the internal write cycle is complete.
- 3: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance<sup>™</sup> Model which can be obtained from Microchip's website at www.microchip.com.

AC CHA	AC CHARACTERISTICS		Industrial (I) Extended (E		40°C to + 40°C to +	
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Test Conditions
18	Тнz	HOLD Low to Output High-Z		30 60 160	ns ns ns	4.5V ≤ Vcc ≤ 5.5V (Note 1) 2.5V ≤ Vcc < 4.5V (Note 1) 1.8V ≤ Vcc < 2.5V (Note 1)
19	Тн∨	HOLD High to Output Valid		30 60 160	ns ns ns	$\begin{array}{l} 4.5V \leq Vcc \leq 5.5V \\ 2.5V \leq Vcc < 4.5V \\ 1.8V \leq Vcc < 2.5V \end{array}$
20	Twc	Internal Write Cycle Time	-	5	ms	(Note 2)
21	—	Endurance	1M	—	E/W Cycles	25°C, Vcc = 5.5V (Note 3)

#### TABLE 1-2: AC CHARACTERISTICS (CONTINUED)

Note 1: This parameter is periodically sampled and not 100% tested.

- 2: Twc begins on the rising edge of  $\overline{\text{CS}}$  after a valid write sequence and ends when the internal write cycle is complete.
- 3: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance<sup>™</sup> Model which can be obtained from Microchip's website at www.microchip.com.


#### TABLE 1-3: AC TEST CONDITIONS

AC Waveform:					
VLO = 0.2V	—				
VHI = VCC - 0.2V	(Note 1)				
VHI = 4.0V	(Note 2)				
C∟ = 50 pF	—				
Timing Measurement Reference Level					
Input	0.5 Vcc				
Output	0.5 Vcc				


**Note 1:** For VCC  $\leq 4.0V$ 

2: For Vcc > 4.0V






#### FIGURE 1-2: SERIAL INPUT TIMING







## 2.0 FUNCTIONAL DESCRIPTION

#### 2.1 **Principles of Operation**

The 25XX256 is a 32,768-byte Serial EEPROM designed to interface directly with the Serial Peripheral Interface (SPI) port of many of today's popular microcontroller families, including Microchip's PIC<sup>®</sup> microcontrollers. It may also interface with microcontrollers that do not have a built-in SPI port by using discrete I/O lines programmed properly in firmware to match the SPI protocol.

The 25XX256 contains an 8-bit instruction register. The device is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The CS pin must be low and the HOLD pin must be high for the entire operation.

Table 2-1 contains a list of the possible instruction bytes and format for device operation. All instructions, addresses, and data are transferred MSB first, LSB last.

Data <u>(SI)</u> is sampled on the first rising edge of SCK after CS goes low. If the clock line is shared with other peripheral devices on the SPI bus, the user can assert the HOLD input and place the 25XX256 in 'HOLD' mode. After releasing the HOLD pin, operation will resume from the point when the HOLD was asserted.

#### 2.2 Read Sequence

The device is selected by pulling  $\overline{\text{CS}}$  low. The 8-bit READ instruction is transmitted to the 25XX256 followed by the 16-bit address, with the first MSB of the address being a "don't care" bit. After the correct READ instruction and address are sent, the data stored in the memory at the selected address is shifted out on the SO pin. The data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses. The internal Address Pointer is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached (7FFFh), the address counter rolls over to address 0000h allowing the read cycle to be continued indefinitely. The read operation is terminated by raising the  $\overline{\text{CS}}$  pin (Figure 2-1).

#### 2.3 Write Sequence

Prior to any attempt to write data to the 25XX256, the write enable latch must be set by issuing the WREN instruction (Figure 2-4). This is done by setting CS low and then clocking out the proper instruction into the 25XX256. After all eight bits of the instruction are transmitted, the CS must be brought high to set the write enable latch. If the write operation is initiated immediately after the WREN instruction without CS being brought high, the data will not be written to the array because the write enable latch will not have been properly set.

Once the write enable latch is set, the user may proceed by setting the  $\overline{CS}$  low, issuing a WRITE instruction, followed by the 16-bit address, with the first MSB of the address being a "don't care" bit, and then the data to be written. Up to 64 bytes of data can be sent to the device before a write cycle is necessary. The only restriction is that all of the bytes must reside in the same page.

actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and, end at addresses that are integer multiples of page size $-1$ . If a page write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page as might be expected. It is therefore necessary for the application software to prevent page write operations that would attempt to cross a

For the data to be actually written to the array, the  $\overline{CS}$  must be brought high after the Least Significant bit (D0) of the  $n^{th}$  data byte has been clocked in. If  $\overline{CS}$  is brought high at any other time, the write operation will not be completed. Refer to Figure 2-2 and Figure 2-3 for more detailed illustrations on the byte write sequence and the page write sequence, respectively. While the write is in progress, the STATUS register may be read to check the status of the Write-in-process (WIP) bit (Figure 2-6). A read attempt of a memory array location will not be possible during a write cycle. When the write cycle is completed, the write enable latch is reset.

### **BLOCK DIAGRAM**






TABLE 2-1: INSTRUCTION SET


Instruction Name	Instruction Format	Description
READ	0000 0011	Read data from memory array beginning at selected address
WRITE	0000 0010	Write data to memory array beginning at selected address
WRDI	0000 0100	Reset the write enable latch (disable write operations)
WREN	0000 0110	Set the write enable latch (enable write operations)
RDSR	0000 0101	Read STATUS register
WRSR	0000 0001	Write STATUS register

#### FIGURE 2-1: READ SEQUENCE










#### 2.4 Write Enable (WREN) and Write Disable (WRDI)

The 25XX256 contains a write enable latch. See Table 2-1 for the Write-Protect Functionality Matrix. This latch must be set before any write operation will be completed internally. The WREN instruction will set the latch, and the WRDI will reset the latch.


The following is a list of conditions under which the write enable latch will be reset:

- Power-up
- +  $\ensuremath{\mathtt{WRDI}}$  instruction successfully executed
- WRSR instruction successfully executed
- WRITE instruction successfully executed





#### FIGURE 2-5: WRITE DISABLE SEQUENCE (WRDI)



## 2.5 Read Status Register Instruction (RDSR)

The Read Status Register instruction (RDSR) provides access to the STATUS register. The STATUS register may be read at any time, even during a write cycle. The STATUS register is formatted as follows:

TABLE 2-2:	STATUS REGISTER


7	6	5	4	3	2	1	0
W/R	-	-	-	W/R	W/R	R	R
WPEN	х	х	x x BP1 BP0 WEL WIP				
W/R = writable/readable. R = read-only.							

The **Write-In-Process (WIP)** bit indicates whether the 25XX256 is busy with a write operation. When set to a '1', a write is in progress, when set to a '0', no write is in progress. This bit is read-only.

The **Write Enable Latch (WEL)** bit indicates the status of the write enable latch and is read-only. When set to a '1', the latch allows writes to the array, when set to a '0', the latch prohibits writes to the array. The state of this bit can always be updated via the WREN or WRDI commands, regardless of the state of write protection on the STATUS register. These commands are shown in Figure 2-4 and Figure 2-5.

The **Block Protection (BP0 and BP1)** bits indicate which blocks are currently write-protected. These bits are set by the user issuing the WRSR instruction. These bits are nonvolatile, and are shown in Table 2-3.

See Figure 2-6 for the RDSR timing sequence.





## 2.6 Write Status Register Instruction (WRSR)


The Write Status Register instruction (WRSR) allows the user to write to the nonvolatile bits in the STATUS register as shown in Table 2-2. The user is able to select one of four levels of protection for the array by writing to the appropriate bits in the STATUS register. The array is divided up into four segments. The user has the ability to write-protect none, one, two, or all four of the segments of the array. The partitioning is controlled as shown in Table 2-3.

The Write-Protect Enable (WPEN) bit is a nonvolatile bit that is available as an enable bit for the WP pin. The Write-Protect (WP) pin and the Write-Protect Enable (WPEN) bit in the STATUS register control the programmable hardware write-protect feature. Hardware write protection is enabled when WP pin is low and the WPEN bit is high. Hardware write protection is disabled when either the WP pin is high or the WPEN bit is low. When the chip is hardware write-protected, only writes to nonvolatile bits in the STATUS register are disabled. See Table 2-1 for a matrix of functionality on the WPEN bit. See Figure 2-7 for the WRSR timing sequence.

#### TABLE 2-3:ARRAY PROTECTION

BP1	BP0	Array Addresses Write-Protected
0	0	none
0	1	upper 1/4 (6000h-7FFFh)
1	0	upper 1/2 (4000h-7FFFh)
1	1	all (0000h-7FFFh)





**Note:** An internal write cycle (Twc) is initiated on the rising edge of  $\overline{CS}$  after a valid write STATUS register sequence.

## 2.7 Data Protection

The following protection has been implemented to prevent inadvertent writes to the array:

- The write enable latch is reset on power-up
- A write enable instruction must be issued to set the write enable latch
- After a byte write, page write or STATUS register write, the write enable latch is reset
- CS must be set high after the proper number of clock cycles to start an internal write cycle
- Access to the array during an internal write cycle is ignored and programming is continued

### 2.8 Power-On State

The 25XX256 powers on in the following state:

- The device is in low-power Standby mode  $(\overline{CS} = 1)$
- · The write enable latch is reset
- SO is in high-impedance state
- A high-to-low-level transition on CS is required to enter active state

## TABLE 2-1: WRITE-PROTECT FUNCTIONALITY MATRIX

WEL (SR bit 1)	WPEN (SR bit 7)	WP pin	Protected Blocks	Unprotected Blocks	STATUS Register
0	х	х	Protected	Protected	Protected
1	0	х	Protected	Writable	Writable
1	1	0 (low)	Protected	Writable	Protected
1	1	1 (high)	Protected	Writable	Writable

x = don't care

## 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

Name	PDIP/SOIC TSSOP/DFN	Rotated TSSOP	Function
CS	1	3	Chip Select Input
SO	2	4	Serial Data Output
WP	3	5	Write-Protect Pin
Vss	4	6	Ground
SI	5	7	Serial Data Input
SCK	6	8	Serial Clock Input
HOLD	7	1	Hold Input
Vcc	8	2	Supply Voltage

#### TABLE 3-1: PIN FUNCTION TABLE

## 3.1 Chip Select (CS)

A low level on this pin selects the device. A high level deselects the device and forces it into Standby mode. However, a programming cycle which is already initiated or in progress will be completed, regardless of the  $\overline{CS}$  input signal. If  $\overline{CS}$  is brought high during a program cycle, the device will go into Standby mode as soon as the programming cycle is complete. When the device is deselected, SO goes to the high-impedance state, allowing multiple parts to share the same SPI bus. A low-to-high transition on  $\overline{CS}$  after a valid write sequence initiates an internal write cycle. After power-up, a low level on  $\overline{CS}$  is required prior to any sequence being initiated.

## 3.2 Serial Output (SO)

The SO pin is used to transfer data out of the 25XX256. During a read cycle, data is shifted out on this pin after the falling edge of the serial clock.

## 3.3 Write-Protect (WP)

This pin is used in conjunction with the WPEN bit in the STATUS register to prohibit writes to the nonvolatile bits in the STATUS register. When WP is low and WPEN is high, writing to the nonvolatile bits in the STATUS register is disabled. All other operations function normally. When WP is high, all functions, including writes to the nonvolatile bits in the STATUS register, operate normally. If the WPEN bit is set, WP low during a STATUS register write sequence will disable writing to the STATUS register. If an internal write cycle has already begun, WP going low will have no effect on the write.

The  $\overline{\text{WP}}$  pin function is blocked when the WPEN bit in the STATUS register is low. This allows the user to install the 25XX256 in a system with  $\overline{\text{WP}}$  pin grounded and still be able to write to the STATUS register. The  $\overline{\text{WP}}$  pin functions will be enabled when the WPEN bit is set high.

## 3.4 Serial Input (SI)

The SI pin is used to transfer data into the device. It receives instructions, addresses and data. Data is latched on the rising edge of the serial clock.

## 3.5 Serial Clock (SCK)


The SCK is used to synchronize the communication between a master and the 25XX256. Instructions, addresses or data present on the SI pin are latched on the rising edge of the clock input, while data on the SO pin is updated after the falling edge of the clock input.


## 3.6 Hold (HOLD)

The HOLD pin is used to suspend transmission to the 25XX256 while in the middle of a serial sequence without having to retransmit the entire sequence again. It must be held high any time this function is not being used. Once the device is selected and a serial sequence is underway, the HOLD pin may be pulled low to pause further serial communication without resetting the serial sequence. The HOLD pin must be brought low while SCK is low, otherwise the HOLD function will not be invoked until the next SCK high-tolow transition. The 25XX256 must remain selected during this sequence. The SI, SCK and SO pins are in a high-impedance state during the time the device is paused and transitions on these pins will be ignored. To resume serial communication, HOLD must be brought high while the SCK pin is low, otherwise serial communication will not resume. Lowering the HOLD line at any time will tri-state the SO line.


## 4.0 PACKAGING INFORMATION


#### 4.1 Package Marking Information







8-Lead SOIJ










8-Lead TSSOP





TSSOP 1st Line Marking Codes						
Device Standard Rotated						
25AA256	5AE	5AEX				
25LC256	5LE	5LEX				

8-Lead DFN



Example:




Legend	: XXX Part number or part number code T Temperature (I, E) Y Year code (last digit of calendar year) YY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01') NNN Alphanumeric traceability code (2 characters for small packages) @3 RoHS-compliant JEDEC designator for Matte Tin (Sn)
Note:	For very small packages with no room for the RoHS-compliant JEDEC designator $\textcircled{e3}$ , the marking will only appear on the outer carton or reel label.
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.


© 2003-2019 Microchip Technology Inc.


## 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging













**END VIEW** 

Microchip Technology Drawing No. C04-018-P Rev E Sheet 1 of 2

## 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units		INCHES	
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν		8	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	-	-	.430

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 5. Lead design above seating plane may vary, based on assembly vendor.

Microchip Technology Drawing No. C04-018-P Rev E Sheet 2 of 2

#### (JEITA/EIAJ Standard, Formerly called SOIC)

#### 8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-056C Sheet 1 of 2

#### 8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	ILLIMETER	S	
Dimensior	l Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	A	1.77	-	2.03
Standoff §	A1	0.05		0.25
Molded Package Thickness	A2	1.75	-	1.98
Overall Width	E	7.94 BSC		
Molded Package Width	E1	5.25 BSC		
Overall Length	D		5.26 BSC	
Foot Length	L	0.51	-	0.76
Lead Thickness	С	0.15	-	0.25
Lead Width	b	0.36	-	0.51
Mold Draft Angle	Θ1	-	-	15°
Lead Angle	Θ2	0°	-	8°
Foot Angle	Θ3	0°	-	8°


Notes:

- 1. SOIJ, JEITA/EIAJ Standard, Formerly called SOIC
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or
- protrusions shall not exceed 0.25mm per side.

Microchip Technology Drawing No. C04-056C Sheet 2 of 2

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimensior	Dimension Limits		NOM	MAX	
Contact Pitch	E		1.27 BSC		
Overall Width	Z1			9.00	
Contact Pad Spacing	C1		7.30		
Contact Pad Width (X8)	X1			0.65	
Contact Pad Length (X8)	Y1			1.70	
Distance Between Pads	G1	5.60			
Distance Between Pads	G	0.62			


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2056C


## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]



Microchip Technology Drawing No. C04-057-SN Rev E Sheet 1 of 2

### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	<b>IILLIMETER</b>	S	
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν		8	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	4.90 BSC		
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.17 - 0.25		
Lead Width	b	0.31 - 0.51		
Mold Draft Angle Top	α	5° - 15°		
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev E Sheet 2 of 2

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev E

#### 8-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimensio	on Limits	MIN	NOM	MAX	
Number of Pins	Ν	8			
Pitch	е		0.65 BSC		
Overall Height	А	-	-	1.20	
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Overall Width	E	6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50	
Molded Package Length	D	2.90	3.00	3.10	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	φ	0°	-	8°	
Lead Thickness	с	0.09	-	0.20	
Lead Width	b	0.19	_	0.30	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086B

8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	Units		<b>ILLIMETER</b>	S
Dimensior	Dimension Limits		NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	C1	5.90		
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.45
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2086A

#### 8-Lead Plastic Dual Flat, No Lead Package (MF) – 6x5 mm Body [DFN-S]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units		MILLIMETERS	
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	Ν	8		
Pitch	е		1.27 BSC	
Overall Height	А	0.80	0.85	1.00
Standoff	A1	0.00	0.01	0.05
Contact Thickness	A3	0.20 REF		
Overall Length	D	5.00 BSC		
Overall Width	Е		6.00 BSC	
Exposed Pad Length	D2	3.90	4.00	4.10
Exposed Pad Width	E2	2.20	2.30	2.40
Contact Width	b	0.35	0.40	0.48
Contact Length	L	0.50	0.60	0.75
Contact-to-Exposed Pad	К	0.20	-	-

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-122B





Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

Contact Pad Length (X8)

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Χ1

Y1

Microchip Technology Drawing No. C04-2122A

1.10

## APPENDIX A: REVISION HISTORY

#### **Revision H (08/2019)**

Revise Product ID System, packages and notes; Clarified Extended E-Temp description; Update RoHS compliant description; Update PDIP package drawing.

#### **Revision G (01/2013)**

Revise Automotive E Temp; Revise Table 1-2, Param. No. 21.

#### Revision F (05/07)

Update Pb-free; Replace Package Drawings (Rev. AP); Update Product ID section.

#### Revision E (08/05)

Remove Preliminary status. Revise Table 1-1, Params. D011 and D012.

#### Revision D (06/05)

Update package information

#### Revision C (11/03)

Corrections to Section 1.0, Electrical Characteristics.

## THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	×	- <u>x /xx</u>	Examples:
Device	Tape & Ree	el Temp Range Package	<ul> <li>a) 25AA256T-I/SN = 256 kbit, 1.8V Serial EEPROM, Industrial temp., Tape &amp; Reel, SOIC package</li> </ul>
Device:	25AA256 25LC256	256k-bit, 1.8V, 64-Byte Page, SPI Serial EEPROM 256k-bit, 2.5V, 64-Byte Page, SPI Serial EEPROM	
	25AA256X		
	25LC256X		EEPROM, Extended temp., Tape & Reel,
Tape & Reel:	Blank = T =	Standard packaging (tube) Tape & Reel	e) 25LC256XT-I/ST = 256 kbit, 2.5V Serial EEPROM, Industrial temp., Tape and Reel,
Temperature Range:	I = E =	-40°C to+85°C (Industrial) -40°C to+125°C (Extended)	f) 25AA256T-E/SM = 256 kbit, 1.8V Serial EEPROM, Extended temp., Tape and Reel,
Package:	P = SM = SN = ST = MF =	Plastic DIP (300 mil body), 8-lead Plastic SOIJ (5.28 mm body), 8-lead Plastic SOIC (3.90 mm body), 8-lead TSSOP, 8-lead Micro Lead Frame (6 x 5 mm body), 8-lead	SOIJ package Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes only and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
			<ol> <li>Contact Microchip for Automotive grade ordering part numbers.</li> </ol>

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

#### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet Iogo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2003-2019, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-4954-6



## **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Netherlands - Drunen

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

**Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820