

S G S-THOMSON 07E P 7929237 0012710 D T-74-05-01
SEMICONDUCTOR CHIP



LINEAR INTEGRATED CIRCUITS

PREAMPLIFIER WITH ALC FOR C₁O₂ CASSETTE RECORDERS

- EXCELLENT VERSATILITY IN USE (V_S from 4 to 20V)
 - HIGH OPEN LOOP GAIN
 - LOW DISTORTION
 - LOW NOISE
 - LARGE AUTOMATIC LEVEL CONTROL RANGE
 - STEREO MATCHING BETTER THAN 3 dB (matched pair)

The TDA 2054M is a monolithic integrated circuit in a 16-lead dual in-line plastic package.

The TDA 2054M is a monolithic
The functions incorporated are:

- low noise preamplifier
 - automatic level control system (ALC)
 - 6.5 bits for quantization resolution

It is intended as preamplifier in tape and cassette recorders and players (C_2O_3), dictaphones, compressor and expander in telephonics equipments, Hi-Fi preamplifiers and in wire diffusion receivers; for stereo applications in A.L.C. compressors in better than 3 dB.


ABSOLUTE MAXIMUM RATINGS

V_S	Supply voltage	20	V
P_{tot}	Total power dissipation at $T_{amb} = 50^\circ\text{C}$	500	mW
T_{Jmax}, T_J	Storage and junction temperature	-40 to 150	$^\circ\text{C}$

ORDERING NUMBERS: TDA-2054M mono applications
2 TDA-2054M stereo applications


MECHANICAL DATA

Dimensions in mm




S G S-THOMSON D7E D 7929237 0012711 1
S G S SEMICONDUCTOR CORP


T-74-05-01



CONNECTION DIAGRAM



SCHEMATIC DIAGRAM




1520

C-13

608



TEST CIRCUIT



THERMAL DATA

$R_{th\ j-amb}$ Thermal resistance junction-ambient	max	200	$^{\circ}\text{C}/\text{W}$
---	-----	-----	-----------------------------

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $T_{amb} = 25^{\circ}\text{C}$)

Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_S Supply voltage		4	20	20	V
I_E Quiescent drain current	$V_S = 9\text{V}$ $S1 = S2 = S3 = \text{at } B$		10	-	mA
β_{FE} DC current gain (Q1, Q2, Q3)	$I_C = 0.1\text{ mA}$, $V_{CE} = 5\text{V}$	1300	600	-	-
η_N Input noise voltage (Q1, Q2, Q3)	$I_C = 0.1\text{ mA}$, $V_{CE} = 5\text{V}$ $f = 1\text{ KHz}$		2	-	$\mu\text{V}/\sqrt{\text{Hz}}$
η_I Input noise current (Q1, Q2, Q3)			0.5	-	$\mu\text{A}/\sqrt{\text{Hz}}$
NF Noise figure (Q1, Q2, Q3)	$I_C = 0.1\text{ mA}$, $V_{CE} = 5\text{V}$ $R_A = 4.7\text{ k}\Omega$ $B-1-3\text{ dB} = 20\text{ to }10000\text{ Hz}$		0.5	4	dB
G_V Open loop voltage gain (for equalization amplifier)	$V_S = 9\text{V}$, $f = 1\text{ KHz}$		80	-	dB
V_O Output voltage with A.L.C.	$V_S = 9\text{V}$, $V_I = 100\text{ mV}$, $f = 1\text{ KHz}$, $S1 = S2 = S3 = A$		0.6	-	V
η_N' Equivalent input noise voltage (for equalization amplifier pin 11)	$V_S = 9\text{V}$, $G_V = 40\text{ dB}$, $S1 = S2 = S3 = A$, $B-1-3\text{ dB} = 20\text{ to }20000\text{ Hz}$		1.3	-	μV
R_1 Q3 emitter resistance		105	150	195	Ω

1727267 3
TDA2054M

Fig. 1 - Equivalent input spot voltage and noise current vs. bias current (transistors Q1, Q2, Q3)




Fig. 2 - Equivalent input noise current vs. frequency (transistors Q1, Q2, Q3)




Fig. 3 - Equivalent input noise voltage vs. frequency (transistors Q1, Q2, Q3)




Fig. 4 - Noise figure vs. bias current (transistors Q1, Q2, Q3)




Fig. 5 - Optimum source resistance and minimum NF vs. bias current (transistors Q1, Q2, Q3)




Fig. 6 - Current gain vs. collector current (transistors Q1, Q2, Q3)




Fig. 7 - Open loop gain vs. frequency (equalization amplifier)




Fig. 8 - Open loop phase response vs. frequency (equalization amplifier)





Fig. 9 - Dynamic resistance R_{1-2} vs. ALC voltage V_{16}



S G S-THOMSON 075 D 7929237 0012714.7 T-74-05-01



APPLICATION INFORMATION

Fig. 9 - Application circuit for C₁O₂ cassette player and recorder






Fig. 10 - P.C. board and component layout for the circuit of Fig. 9 (1:1 scale)



S G S-THOMSON D7E D 7929237 0032715 9

T-74-05-01

S G S SEMICONDUCTOR CORP

TYPICAL PERFORMANCE OF CIRCUIT IN FIG. 9 ($T_{AVG} = 25^\circ\text{C}$, $V_1 = 9\text{V}$)

Parameter	Test conditions	Min.	Typ.	Max.	Unit
PLAYBACK					
G_V	Voltage gain (open loop)	f = 20 to 20000 Hz	134		dB
G_V	Voltage gain (closed loop)	f = 1 KHz	60		dB
Z_I	Input impedance	f = 100 Hz	10		k Ω
		f = 1 KHz	41		k Ω
		f = 10 KHz	43		k Ω
Z_O	Output impedance	f = 1 KHz	12	35	Ω
B	Frequency response		see fig. 11		
d	Distortion	$V_O = 1\text{V}$ f = 1 KHz	0.2		%
	Output background noise	$Z_B = 300\Omega + 120\text{mH}$ (DIN 45406)	1.5		mV
***	Output weighted background noise		1		mV
S+N	Signal to noise ratio	$V_O = 1.5\text{V}$	60		dB
N		$Z_B = 300\Omega + 120\text{mH}$			
t_{on}^*	Switch-on-time	$V_O = 1\text{V}$	500		ms
RECORDING					
G_V	Voltage gain (open loop)	f = 20 to 20000 Hz	134		dB
G_V	Voltage gain (closed loop)	f = 1 KHz	72		dB
B	Frequency response		see fig. 13		
d	Distortion with ALC	$V_O = 1\text{V}$ f = 10 KHz	0.5		%
ALC	Automatic level control (attenuator 3 dB of output voltage variation)	$V_1 \leq 40\text{mV}$ f = 10 KHz	64		dB
V_O	Output voltage before clipping without ALC	f = 1 KHz	3		V
V_O	Output voltage with ALC	$V_1 = 30\text{mV}$ f = 1 KHz	-1.1		V
t_{lim}^*	Limiting time (see fig. 17)	$\Delta V_1 = +40\text{dB}$ f = 1 KHz	75		ms
t_{sat}^*	Level setting time (see fig. 17)		300		ms
t_{rec}^*	Recovery time (see fig. 17)	$\Delta V_1 = -40\text{dB}$ f = 1 KHz	100		sec.
t_{on}^*	Switch-on-time	$V_O = 1\text{V}$	500		ms
S+N***	Signal to noise ratio with ALC	$V_O = 1\text{V}$ $R_B = 470\Omega$	64		dB
N					

* This value depends on external network.

** When the DIN 45406 zoom for frequency response is not mandatory the equalization peak at 15 KHz can be avoided - so halving the output noise.

*** Weighted noise measurement (DIN 45406).



Fig. 11 - Frequency response for the circuit in fig. 9 (playback)




Fig. 12 - Distortion vs. frequency for the circuit in fig. 9 (playback)




Fig. 13 - Frequency response for the circuit in fig. 9 (recording)




Fig. 14 - Output voltage variation and distortion with ALC vs. input voltage for the circuit in fig. 9 (recording)




Fig. 15 - Distortion vs. frequency with ALC for the circuit in fig. 9 (recording)




Fig. 16 - Limiting and level setting time vs. input signal variation




Fig. 17 - Limiting, level setting, recovery time

