

# PET750-12-050xD

## DC-DC Front-End Power Supply

The PET750-12-050xD is a 750 Watt DC to DC power supply that converts -40 to -72 VDC voltage into an insulated main output of +12 VDC for powering intermediate bus architectures (IBA) in high performance and reliability servers, routers, and network switches. The PET750-12-050xD utilizes digital control architecture for greater efficiency, control and functionality.

This power supply meets international safety standards and displays the CE-Mark for the European Low Voltage Directive (LVD).



### Key Features & Benefits

- High Efficiency to 94% at 50% load
- Wide input voltage range: -40 to -72 VDC
- Always-On 5V/3A/15W standby output
- Hot-plug capable
- Parallel operation with active current sharing
- Digital controls for improved performance
- High Density Design 20.5 W/in<sup>3</sup>
- Small Form Factor (W x H x L): 50.5 x 40.0 x 300 mm
- Power Management Bus communication interface for control, programming and monitoring
- Over temperature, output over voltage and over current protection
- Status LED with fault signaling

### Applications

- Networking Switches
- High Performance Servers
- Routers



### 1. ORDERING INFORMATION

PET	750	-	12	-	050	x	D
<b>Product Family</b>	<b>Power Level</b>	<b>Dash</b>	<b>V1 Output</b>	<b>Dash</b>	<b>Width</b>	<b>Airflow</b>	<b>Input</b>
PET Front-Ends	750 W		12 V		50 mm	N: Normal R: Reverse*	D: DC

\* Contact factory for availability.

### 2. OVERVIEW

The PET750-12-050ND DC/DC power supply is a DSP controlled, highly efficient front-end power supply. It incorporates state-of-the-art technology and uses a forward converter topology with active clamp and synchronous rectification to reduce component stresses, thus providing increased system reliability and high efficiency.

With a wide input DC voltage range the PET750-12-050ND maximizes power availability in demanding server, network, and other high availability applications. The supply is fan cooled and ideally suited for integration with a matching airflow path.

An active OR-ing device on the output ensures no reverse load current and renders the supply ideally suited for operation in redundant power systems.

The always-on standby output provides power to external power distribution and management controllers. It is protected with an active OR-ing device for maximum reliability.

Status information is provided with a front-panel LED. In addition, the power supply can be controlled and the fan speed set via the I<sup>2</sup>C bus. The I<sup>2</sup>C bus allows full monitoring of the supply, including input and output voltage, current, power, and inside temperatures.

Cooling is managed by a fan controlled by the DSP controller. The fan speed is adjusted automatically depending on the actual power demand and supply temperature and can be overridden through the I<sup>2</sup>C bus.




Figure 1. Block Diagram

### 3. ABSOLUTE MAXIMUM RATING

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long-term reliability, and cause permanent damage to the supply.

PARAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
$V_{i\ maxc}$	Maximum Input Voltage Continuous			-75	VDC



## 4. INPUT

General Condition:  $T_A = 0 \dots 50 \text{ }^\circ\text{C}$  unless otherwise noted.

PARAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
$V_{i \text{ start}}$	Minimum operating input voltage	Stand-by output available, DSP running	-30		VDC
$V_{i \text{ nom}}$	Nominal input voltage		-54		VDC
$V_i$	Input voltage	Normal operation (from $V_i$ min to $V_i$ max)	-40	-72	VDC
$I_i$	Input current	$V_i > V_i$ min		25	A
$I_i \text{ pk}$	Inrush current limitation	From $V_i$ min to $V_i$ max, $T_A = 25^\circ\text{C}$ , turn on		50	A
$V_{i \text{ on}}$	Turn-on standby input voltage	Ramping up	-30		VDC
$V_{i \text{ on}}$	Turn-on input voltage	Ramping up	-39	-43	VDC
$V_{i \text{ off}}$	Turn-off input voltage	Ramping down	-37	-41	VDC
$\eta$	Efficiency	$V_i = -48 \text{ VDC}; -54 \text{ VDC}; -60 \text{ VDC}; 20\% \text{ load}$		90	%
		$V_i = -48 \text{ VDC}; -54 \text{ VDC}; -60 \text{ VDC}; 50\% \text{ load}$		94	%
		$V_i = -48 \text{ VDC}; -54 \text{ VDC}; -60 \text{ VDC}; 100\% \text{ load}$		91	%
$Thold_{V1}$	Hold-up time V1	62 A on V1, 3 A on Vsb with 11000 $\mu\text{F}$ Load capacitance, $V_i = -48 \text{ VDC}$	1		ms
$Thold_{sb}$	Hold-up time Vsb	62 A on V1, 3 A on Vsb with 350 $\mu\text{F}$ Load capacitance, $V_i = -48 \text{ VDC}$	2		ms

### 4.1 INPUT FUSE

A fast-acting 30 A input fuse in the negative voltage path inside the power supply protect against severe defects. The fuses are not accessible from the outside and are therefore not serviceable parts.

### 4.2 INRUSH CURRENT

Internal bulk capacitors will be charged through resistors connected from bulk cap minus pin to the DC rail minus, thus limiting the inrush current. After the inrush phase, NTC resistors are then shorted with MOSFETs connected in parallel. The Inrush control is managed by the digital controller (DSP).

### 4.3 INPUT UNDER-VOLTAGE

If the value of input DC voltage stays below the input under voltage lockout threshold  $V_{i \text{ on}}$ , the supply will be inhibited. Once the input voltage returns within the normal operating range, the supply will return to normal operation again.

### 4.4 EFFICIENCY

The power supply module efficiency curve is measured at -48VDC and with external fan power as below.




Figure 2. Efficiency Curve



## 5. OUTPUT

General Condition:  $T_A = 0 \dots 50 \text{ }^\circ\text{C}$  unless otherwise noted.

PARAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
<b>Main Output <math>V_1</math></b>					
$V_{1 \text{ nom}}$	Nominal Output Voltage		12.0		VDC
$V_{1 \text{ set}}$	Output Set Point Accuracy	$0.5 \cdot I_{1 \text{ nom}}, T_A = 25^\circ\text{C}$		+0.5	$\%V_{1 \text{ nom}}$
$dV_{1 \text{ tot}}$	Total Static Regulation	$V_{1 \text{ min}}$ to $V_{1 \text{ max}}$ , 0 to 100% $I_{1 \text{ nom}}, T_A = 0$ to $40^\circ\text{C}$	-5	+5	$\%V_{1 \text{ nom}}$
$P_{1 \text{ nom}}$	Nominal Output Power <sup>1</sup>	$V_{1 \text{ min}}$ to $V_{1 \text{ max}}, T_A = 0$ to $50^\circ\text{C}$		744	W
$I_{1 \text{ nom}}$	Output Current	$V_{1 \text{ min}}$ to $V_{1 \text{ max}}, T_A = 0$ to $50^\circ\text{C}$		62	ADC
$V_{1 \text{ pp}}$	Output Ripple Voltage	$V_{1 \text{ min}}$ to $V_{1 \text{ max}}$ , 0 to 100% $I_{1 \text{ nom}}, 20\text{Mhz}$ Bandwidth		150	mVpp
$dV_{1 \text{ load}}$	Load Regulation	$V_{1 \text{ nom}}$ , 0 to 100% $I_{1 \text{ nom}}$	-240	240	mV
$dV_{1 \text{ line}}$	Line Regulation	$V_{1 \text{ min}}$ to $V_{1 \text{ max}}, 0.5 \cdot I_{1 \text{ nom}}$	-120	120	mV
$dV_{1 \text{ temp}}$	Thermal Drift	$V_{1 \text{ nom HL}}, 0.5 \cdot I_{1 \text{ nom}}$		0.1	$\%/^\circ\text{C}$
$dI_{1 \text{ share}}$	Current Sharing	Deviation from $I_{1 \text{ tot}} / N, I_1 > 10\%$	-5	+5	ADC
$V_{1 \text{ SHARE}}$	Current Share Bus Voltage	$I_{1 \text{ peak}}$		8	VDC
$dV_{1 \text{ lt}}$	Load Transient Response	$\Delta I_1 = 50\% I_{1 \text{ nom}}, I_1 = 10 \dots 100\% I_{1 \text{ nom}}, C_{\text{ext}} = 0\text{mF}, dI_1/dt = 1\text{A}/\mu\text{s}$ , recovery within 1% of $V_{1 \text{ nom}}$	-0.6	0.6	VDC
$t_{\text{rec}}$	Recovery Time			2	ms
$t_{V1 \text{ on delay}}$	Delay Time from DC Applied	$V_1$ in regulation $V_i = 0\text{V}$ to $V_{1 \text{ min}}, V_{1 \text{ nom}}, V_{1 \text{ max}}$		2.5	sec
$t_{V1 \text{ ovr sh}}$	Output Turn-on Overshoot	$V_{1 \text{ nom}}$ , 0 to 100% $I_{1 \text{ nom}}$		5	$\%V_{1 \text{ nom}}$
$dV_{1 \text{ sense}}$	Remote Sense	Compensation for cable drop, 0 to 100% $I_{1 \text{ nom}}$		0.25	V
$C_{V1 \text{ load}}$	Capacitive Loading			11000	$\mu\text{F}$
<b>Standby Output <math>V_{SB}</math></b>					
$V_{SB \text{ nom}}$	Nominal Output Voltage	$I_{SB} = 1.5 \text{ A (50\% of } I_{SB \text{ nom}}), T_A = 25^\circ\text{C}$		5	VDC
$V_{SB \text{ set}}$	Output Setpoint Accuracy		-0.5	+0.5	$\%V_{SB \text{ nom}}$
$dV_{SB \text{ tot}}$	Total Regulation	$V_{1 \text{ min}}$ to $V_{1 \text{ max}}, 0$ to 100% $I_{SB \text{ nom}}$	-3	+3	$\%V_{SB \text{ nom}}$
$P_{SB \text{ nom}}$	Nominal Output Power	$V_{1 \text{ min}}$ to $V_{1 \text{ max}}, T_A = 0$ to $50^\circ\text{C}$		15	W
$I_{SB \text{ nom}}$	Output Current	$V_{1 \text{ min}}$ to $V_{1 \text{ max}}, T_A = 0$ to $50^\circ\text{C}$		3	ADC
$dV_{sb \text{ load}}$	Load Regulation	$V_{1 \text{ nom}}$ , 0 to 100% $I_{sb \text{ nom}}$	-75	75	mV
$dV_{sb \text{ line}}$	Line Regulation	$V_{1 \text{ min}}$ to $V_{1 \text{ max}}, 0.5 \cdot I_{sb \text{ nom}}$	-25	25	mV
$dV_{SB}$	Droop	0 - 100 % $I_{SB \text{ nom}}$		90	mV
$V_{SB \text{ pp}}$	Output Ripple Voltage	$V_{1 \text{ min}}$ to $V_{1 \text{ max}}, 0$ to 100% $I_{SB \text{ nom}}, C_{\text{ext}} = 0\text{mF}, 20 \text{ MHz}$ bandwidth		100	mVpp
$dI_{SB \text{ share}}$	Current Sharing	Deviation from $I_{SB \text{ tot}} / N, I_{SB} = 0.5 \cdot I_{SB \text{ nom}}$	-1	+1	ADC
$t_{VSB \text{ ovr sh}}$	Output Turn-on Overshoot	$V_{1 \text{ nom}}$ , 0 to 100% $I_{SB \text{ nom}}$		5	$\%V_{sb}$
$dV_{SB}$	Load Transient Response	$\Delta I_{SB} = 50\% I_{SB \text{ nom}}, I_{SB} = 10 \dots 100\% I_{SB \text{ nom}}, dI_{SB}/dt = 0.5 \text{ A}/\mu\text{s}$ , recovery within regulation of $V_{SB \text{ nom}}$	-3	+3	$\%V_{sb}$
$t_{\text{rec}}$	Recovery Time			250	$\mu\text{s}$
$C_{VSB \text{ load}}$	Capacitive Loading			350	$\mu\text{F}$

<sup>1</sup> See chapter [TEMPERATURE AND FAN CONTROL](#)

5.1 OUTPUT GROUND / CHASSIS CONNECTION

The output return path serves as power and signal ground. All output voltages and signals are referenced to these pins. To prevent a shift in signal and voltage levels due to ground wiring voltage drop a low impedance ground plane should be used as shown in *Figure 3*. Alternatively, separated ground signals can be used as shown in *Figure 4*. In this case the two ground planes should be connected together at the power supplies ground pins.




Figure 3. Common low impedance ground plane




Figure 4. Separated power and signal ground

6. PROTECTION

PARAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
F	Input fuse (L)	Not use accessible, fast acting			A
$V_{1\text{OV}}$	OV Threshold $V_1$	13.3		14.5	VDC
$V_{VSB\text{OV}}$	OV Threshold $V_{SB}$	5.75		6.5	VDC
$V_{1\text{UV}}$	UV Threshold $V_1$	10.5			VDC
$I_{V1\text{OC Slow}}$	OC Limit $V_1$	65		71	ADC
$I_{VSB\text{OC}}$	OC Limit $V_{SB}$	3.5		4.5	A
$T_{SD}$	Over Temperature on Inlet	Automatic recovery with Hysteresis		60	°C
	Over Temperature Oring	Automatic recovery with Hysteresis		85	°C
	Over Temperature Secondary Rectifier	Automatic recovery with Hysteresis		105	°C

6.1 OVERVOLTAGE PROTECTION

The PET750-12-050ND front-end provides a fixed threshold overvoltage (OV) protection implemented with a HW comparator for both the main and the standby output. Once an OV condition has been triggered on the main output or VSB, the supply will shut down and latch the fault condition. The latch can be unlocked by disconnecting the supply from the DC supply or by toggling the PSON\_L input.



## 6.2 UNDERVOLTAGE DETECTION

The main output will latch off when V1 drop to below the UV threshold. The latch can be unlatch by disconnecting the supply from the AC mains or by toggling the PS\_ON input. The main output will shut down if the VSB voltage drop below 4 V and recover when VSB voltage higher than 4.3 V.

## 6.3 CURRENT LIMITATION

### MAIN OUTPUT

The main output exhibits a substantially rectangular output characteristic controlled by a software feedback loop. If it runs in current limitation and its voltage drops below ~10.8 VDC for more than 10 ms, the output will latch off (standby remains on).




Figure 5. Current Limitation on V1 ( $V_i = -54$  VDC)

A second current limitation circuit on V1 will immediately switch off the main output if the output current increases beyond the peak current trip point. The latch can be unlocked by disconnecting the supply from the DC mains or by toggling the PS\_ON input.

### STANDBY OUTPUT

The standby output exhibits a substantially rectangular output characteristic down to 0V (hiccup mode). If it runs in current limitation and its output voltage drops below the UV threshold, then the main output will be inhibited.




Figure 6. Current limitation on VSB

## 7. MONITORING

PARAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
$V_{i\ mon}$	Input Voltage $V_{i\ min\ LL} \leq V_i \leq V_{i\ max}$	-2		+2	%
$I_{i\ mon}$	Input Current $I_i > 7\ A$	-10		+10	%
$P_{i\ mon}$	True Input Power $P_i > 350\ W$	-10		+10	%
$V_{i\ mon}$	$V_i$ Voltage	-2		+2	%
$I_{i\ mon}$	$V_i$ Current $I_i > 25\ A$ $I_i \leq 25\ A$	-5		+5	%
		-2		+2	ADC
$P_{i\ nom}$	$V_i$ Output Power $P_i > 300\ W$ $P_i \leq 300\ W$	-5		+5	%
		-24		+24	W
$V_{SB\ mon}$	$V_{SB}$ Voltage	-3		+3	%
$I_{SB\ mon}$	$V_{SB}$ Current	-0.5		+0.5	ADC

## 8. SIGNALING AND CONTROL

### 8.1 ELECTRICAL CHARACTERISTICS

PARAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
<b>PSON_H</b>					
$V_{IL}$	Input Low Level Voltage PSON_L: Main output enabled			0.5	V
$V_{IH}$	Input High Level Voltage PSON_L: Main output disabled	2		3.5	V
$I_{IL,H}$	Maximum Input Sink or Source Current $V_i = -0.2\ V\ to\ +3.5\ V$	-1		1	mA
$R_{pull\ up}$	Internal Pull up Resistor to internal 3.3 V		10		kΩ
$R_{LOW}$	Maximum external Pull down Resistance to GND to obtain Low Level			1	kΩ
$R_{HIGH}$	Minimum external Pull down Resistance to GND to obtain High Level	50			kΩ
<b>PWOK_H</b>					
$V_{OL}$	Output Low Level Voltage $V_i < V_{i\ min\ LL}, I_{sink} < 4\ mA$			0.4	V
$V_{OH}$	Output High Level Voltage $V_i > V_{i\ min\ LL}, I_{source} < 0.5\ mA$	2.4		3.5	V
$R_{pull\ up}$	Internal Pull up Resistor to internal 3.3 V		1.6		kΩ
$I_{OL}$	Maximum Sink Current $V_o < 0.4\ V$			4	mA
<b>DCOK_H</b>					
$V_{OL}$	Output Low Level Voltage $I_{sink} < 4\ mA$			0.4	V
$V_{OH}$	Output High Level Voltage $I_{leak} < 50\ \mu A$	2.4		3.5	V
$R_{puDC\_OK}$	Internal Pull Up Resistor on DC_OK		1.6		kΩ
<b>SMB_ALERT</b>					
$V_{OL}$	Output Low Level Voltage $I_{leak} < 4\ mA$			0.4	V
$V_{OH}$	Output High Level Voltage $I_{leak} < 100\ \mu A$	2.4		3.5	V
$R_{puSMB\_ALERT}$	Internal Pull Up Resistor on SMB_ALERT		4.7		kΩ



## 8.2 SENSE INPUTS

The main output has sense lines implemented to compensate for voltage drop on load wires in both positive and negative path. The maximum allowed voltage drop is 200 mV on the positive rail and 100 mV on the GND rail.

With open sense inputs the main output voltage will rise by 270 mV. Therefore, if not used, these inputs should be connected to the power output and GND at the power supply connector. The sense inputs are protected against short circuit. In this case the power supply will shut down.

## 8.3 CURRENT SHARE

The PET front-ends have an active current share scheme implemented for V1. All the ISHARE current share pins need to be interconnected in order to activate the sharing function. If a supply has an internal fault or is not turned on, it will disconnect its ISHARE pin from the share bus. This will prevent dragging the output down (or up) in such cases.

The current share function uses an analog bus to transmit and receive current share information. The controller implements a Master/Slave current share function. The power supply providing the largest current among the group is automatically the Master. The other supplies will operate as Slaves and increase their output current to a value close to the Master by slightly increasing their output voltage. The voltage increase is limited to +250 mV.

The standby output uses a passive current share method (droop output voltage characteristic).

## 8.4 PSON\_L INPUT

The PSON\_L is an internally pulled-up (3.3 V) input signal to enable/disable the main output V1 of the front-end. With low level input the main output is enabled. This active-low pin is also used to clear any latched fault condition. The PSON\_L can be either controlled by an open collector device or by a voltage source.




Figure 7. PSON\_H connection



### 8.5 PWOK\_H OUTPUT

The PWOK\_H is an open drain output with an internal pull-up to 3.3 V indicating whether both VSB and V1 outputs are within regulation. This pin is active-high.




Figure 8. PWOK\_H connection

### 8.6 PRESENT\_L OUTPUT

The PRESENT\_L pin is wired through a 100Ω resistor to internal GND within the power supply. This pin does indicate that there is a power supply present in this system slot. An external pull-up resistor has to be added within the application. Current into PRESENT\_L should not exceed 5mA to guarantee a low level voltage if power supply is seated.




Figure 9. PRESENT\_L connection

### 8.7 PDB\_ALERT

The PDB\_ALERT is received signal from system, if signal is pulled low, the unit internal fan will be forced to run at maximum speed, this signal is inactive at standby mode.

### 8.8 PDB\_FAULT

The PDB\_FAULT receive a signal from system, Power shall be shut down if this signal is high.



8.9 SIGNAL TIMING




Figure 10. DC turn-on timing




Figure 11. DC short dips




Figure 12. DC long dips




Figure 13. PSON\_L turn-on/off timing

PARAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
$t_{DC\ vsb}$	DC Line to 90% $V_{sb}$			1500	ms
$t_{DC\ v1}$	DC Line to 90% $V_1$			2500	ms
$t_{Vsb\ v1\ del}$	$V_{sb}$ to $V_1$ delay		50	1000	ms
$t_{V1\ rise}$	$V_1$ rise time	1		200	ms
$t_{Vsb\ rise}$	$V_{sb}$ rise time	1		200	ms
$t_{DC\ drop1}$	DC drop without $V_1$ leaving regulation			1	ms
$t_{DC\ drop2}$	DC drop without $V_{sb}$ leaving regulation			20	ms
$t_{V1\ holdup}$	Loss of DC to $V_1$ leaving regulation		1		ms
$t_{Vsb\ holdup}$	Loss of DC to $V_{sb}$ leaving regulation		10		ms
$t_{PWOK\_H\ del}$	Outputs in regulation to PWOK_H asserted	5		400	ms
$t_{PWOK\_H\ warn}$	Warning time from de-assertion of PWOK_H to $V_1$ leaving regulation	1			ms
$t_{PWOK\_H\ holdup}$	Loss of DC to PWOK_H de-asserted	4			ms
$t_{PWOK\_H\ low}$	Time PWOK_H is kept low after being de-asserted	100			ms
$t_{PSON\_L\ V1\ on}$	Delay PSON_L active to $V_1$ in regulation	5		400	ms
$t_{PSON\_L\ V1\ off}$	Delay PSON_L de-asserted to $V_1$ disabled			1	ms
$t_{PSON\_L\ PWOK\_H}$	Delay PSON_L de-asserted to PWOK_H de-asserted			4	ms
$t_{V1\ off}$	Time $V_1$ is kept off after leaving regulation		1		s
$t_{Vsb\ off}$	Time $V_{sb}$ is kept off after leaving regulation		1		s



**8.10 LED INDICATOR**

The front-end has one front LED showing the status of the supply. The LED is bi-colored: green and amber, and indicates DC input and DC output power presence and warning or fault conditions. *Table 1* lists the different LED status.

OPERATING CONDITION <sup>1</sup>	LED SIGNALING
No DC output or DC input in UV condition, $V_{SB}$ not present from paralleled power supplies	Off
PSON_L High	Blinking Green 1 Hz
No DC output or DC input in UV condition, $V_{SB}$ present from paralleled power supplies	Solid Amber
$V_I$ or $V_{SB}$ out of regulation	
Over temperature shutdown	
Output over voltage shutdown ( $V_I$ or $V_{SB}$ )	
Output over current shutdown ( $V_I$ or $V_{SB}$ )	
Fan error (>15%)	Blinking Amber 1Hz
Over temperature warning	
Minor fan regulation error (>5%, <15%)	
Firmware bootloading in process	Blinking Green 2 Hz
Outputs V1 and VSB in regulation	Solid Green

<sup>1</sup> The order of the criteria in the table corresponds to the testing precedence in the controller.


*Table 1. LED Status*

**9. I2C / PMBus® COMMUNICATION**

The PET front-end is a communication Slave device only; it never initiates messages on the I<sup>2</sup>C / SMBus by itself.

The communication bus voltage and timing is defined in *Table 2* further characterized through:

- The SDA/SCL IOs use 3.3 V logic levels
- External pull-up resistors on SDA/SCL required for correct signal edges
- Full SMBus clock speed of 100 kbps
- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery within 10 ms
- Recognizes any time Start/Stop bus conditions



*Figure 14. Physical layer of communication interface*

Communication to the DSP or the EEPROM will be possible as long as the input DC voltage is provided. If no DC is present, communication to the unit is possible as long as it is connected to a life VSB output (provided e.g. by the redundant unit). If only V1 is provided, communication is not possible.



PARAMETER	DESCRIPTION	CONDITION	MIN	MAX	UNIT
<b>SCL / SDA</b>					
$V_L$	Input low voltage		-0.5	1.0	V
$V_H$	Input high voltage		2.3	3.5	V
$V_{hys}$	Input hysteresis		0.15		V
$V_{OL}$	Output low voltage	3 mA sink current	0	0.4	V
$t_r$	Rise time for SDA and SCL		$20+0.1C_b^2$	1000	ns
$t_{of}$	Output fall time $V_{iHmin} \rightarrow V_{iLmax}$	$10 \text{ pF} < C_b^2 < 400 \text{ pF}$	$20+0.1C_b^2$	300	ns
$I$	Input current SCL/SDA	$0.1 \text{ VDD} < V_i < 0.9 \text{ VDD}$	-10	10	$\mu\text{A}$
$C_i$	Internal Capacitance for each SCL/SDA			50	pF
$f_{SCL}$	SCL clock frequency		0	100	kHz
$R_{pull-up}$	External pull-up resistor	$f_{SCL} \leq 100 \text{ kHz}$		$1000 \text{ ns} / C_b^2$	$\Omega$
$t_{HDSTA}$	Hold time (repeated) START	$f_{SCL} \leq 100 \text{ kHz}$	4.0		$\mu\text{s}$
$t_{LOW}$	Low period of the SCL clock	$f_{SCL} \leq 100 \text{ kHz}$	4.7		$\mu\text{s}$
$t_{HIGH}$	High period of the SCL clock	$f_{SCL} \leq 100 \text{ kHz}$	4.0		$\mu\text{s}$
$t_{SUSTA}$	Setup time for a repeated START	$f_{SCL} \leq 100 \text{ kHz}$	4.7		$\mu\text{s}$
$t_{HDDAT}$	Data hold time	$f_{SCL} \leq 100 \text{ kHz}$	0	3.45	$\mu\text{s}$
$t_{SUDAT}$	Data setup time	$f_{SCL} \leq 100 \text{ kHz}$	250		ns
$t_{SUSTO}$	Setup time for STOP condition	$f_{SCL} \leq 100 \text{ kHz}$	4.0		$\mu\text{s}$
$t_{BUF}$	Bus free time between STOP and START	$f_{SCL} \leq 100 \text{ kHz}$	5		ms

<sup>2</sup>  $C_b$  = Capacitance of bus line in pF, typically in the range of 10...400 pF

Table 2. I<sup>2</sup>C / SMBus Specification




Figure 15. I<sup>2</sup>C / SMBus Timing

### 9.1 ADDRESS SELECTION

The address for I2C communication can be configured by pulling address input pins A1 and A0 either to GND (Logic Low) or leave them open (Logic High). An internal pull up resistor will cause the A1 / A0 pin to be in High Level if left open. A fixed addressing offset exists between the Controller and the EEPROM.

A2 <sup>3</sup>	A1	A0	I2C Address <sup>4</sup>	
			Controller	EEPROM
0	0	0	0xB0	0xA0
0	0	1	0xB2	0xA2
0	1	0	0xB4	0xA4
0	1	1	0xB6	0xA6
1	0	0	0xB8	0xA8
1	0	1	0xBA	0xAA
1	1	0	0xBC	0xAC
1	1	1	0xBE	0xAE

<sup>3</sup>A2 will be implemented in future  
<sup>4</sup> The LSB of the address byte is the R/W bit.

Table 3. Address and protocol encoding

### 9.2 SMBALERT\_L OUTPUT

The SMBALERT\_L signal indicates that the power supply is experiencing a problem that the system agent should investigate. This is a logical OR of the Shutdown and Warning events. It is asserted (pulled Low) at Shutdown or Warning events such as reaching temperature warning/shutdown threshold of critical component, general failure, over-current, over-voltage, under-voltage or low-speed of failed fan. This signal may also indicate the power supply is operating in an environment exceeding the specified limits.

The SMBAlert signal is asserted simultaneously with the LED turning to solid amber or blinking amber.

PARAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
<b>SMB_ALERT_L</b>					
$V_{ext}$	Maximum External Pull up Voltage			12	V
$I_{OH}$	Maximum High Level Leakage Current	No Failure or Warning condition, $V_O = 12\text{ V}$		10	$\mu\text{A}$
$V_{OL}$	Output Low Level Voltage	Failure or Warning condition, $I_{sink} < 4\text{ mA}$		0.4	V
$R_{pull\ up}$	Internal Pull up Resistor to internal 3.3 V		4.7K		
$I_{OL}$	Maximum Sink Current	$V_O < 0.4\text{ V}$		4	mA




Figure 16. SMBALERT\_L connection



### 9.3 CONTROLLER AND EEPROM ACCESS

The controller and the EEPROM in the power supply share the same I<sup>2</sup>C bus physical layer (see *Figure 17*) and can be accessed under different addresses, see ADDRESS SELECTION. The SDA/SCL lines are connected directly to the controller and EEPROM which are supplied by internal 3.3 V. The EEPROM provides 256 bytes of user memory. None of the bytes are used for the operation of the power supply.





Figure 17. I2C Bus to DSP and EEPROM

### 9.4 EEPROM Protocol

The EEPROM follows the industry communication protocols used for this type of device. Even though page write / read commands are defined, it is recommended to use the single byte write / read commands.


#### WRITE

The write command follows the SMBus 1.1 Write Byte protocol. After the device address with the write bit cleared a first byte with the data address to write to is sent followed by the data byte and the STOP condition. A new START condition on the bus should only occur after 5ms of the last STOP condition to allow the EEPROM to write the data into its memory.



#### READ

The read command follows the SMBus 1.1 Read Byte protocol. After the device address with the write bit cleared the data address byte is sent followed by a repeated start, the device address and the read bit set. The EEPROM will respond with the data byte at the specified location.



**9.5 PMBus® PROTOCOL**


The Power Management Bus (PMBus®) is an open standard protocol that defines means of communicating with power conversion and other devices. For more information, please see the System Management Interface Forum web site at: [www.powerSIG.org](http://www.powerSIG.org).

PMBus® command codes are not register addresses. They describe a specific command to be executed. The PET750-12-050 supply supports the following basic command structures:


- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery within 10 ms
- Recognized any time Start/Stop bus conditions

**WRITE**

The write protocol is the SMBus 1.1 Write Byte/Word protocol. Note that the write protocol may end after the command byte or after the first data byte (Byte command) or then after sending 2 data bytes (Word command).




In addition, Block write commands are supported with a total maximum length of 255 bytes. See PET750-12-050ND PMBus® Communication Manual for further information.




**READ**

The read protocol is the SMBus 1.1 Read Byte/Word protocol. Note that the read protocol may request a single byte or word.



In addition, Block read commands are supported with a total maximum length of 255 bytes. See PET750-12-050ND PMBus® Communication Manual for further information.



### 9.6 GRAPHICAL USER INTERFACE

The Bel Power Solutions provides with its “I<sup>2</sup>C Utility” a Windows® XP/Vista/Win7 compatible graphical user interface allowing the programming and monitoring of the PET750-12-050ND Front-End.

The utility can be downloaded on: [belfuse.com/power-solutions](http://belfuse.com/power-solutions) and supports both the PSMI and PMBus® protocols.

The GUI allows automatic discovery of the units connected to the communication bus and will show them in the navigation tree. In the monitoring view, the power supply can be controlled and monitored.

If the GUI is used in conjunction with the VRA.00335.0 Evaluation Board it is also possible to control the PSON\_L pin(s) of the power supply.

Further there is a button to disable the internal fan for approximately 10 seconds. This allows the user to take input power measurements without fan consumptions to check efficiency compliance to the Climate Saver Computing Platinum specification.




Figure 18. Monitoring dialog of the I2C Utility





## 10. TEMPERATURE AND FAN CONTROL

To achieve best cooling results sufficient airflow through the supply must be ensured. Do not block or obstruct the airflow at the rear of the supply by placing large objects directly at the output connector. The PET750-12-050ND is provided with a rear to front airflow, which means the air enters through the DC-output of the supply and leaves at the DC-inlet. The PET750-12-050ND power supply has been designed for horizontal operation.

The fan inside of the supply is controlled by a microprocessor. The rpm of the fan is adjusted to ensure optimal supply cooling and is a function of output power and the inlet temperature.

The PET750-12-050ND provides access via I<sup>2</sup>C to the measured temperatures of in total 6 sensors within the power supply, see Table 4. The microprocessor is monitoring these temperatures and if warning threshold of one of these sensors is reached it will set fan to maximum speed. If temperatures continue to rise above shut down threshold the main output  $V_1$  (or  $V_{SB}$  if auxiliary converter is affected) will be disabled. At the same time, the warning or fault condition is signaled accordingly through LED, PWOK\_H and SMBALERT\_L.

TEMPERATURE SENSOR	DESCRIPTION / CONDITION	PMBUS REGISTER	WARNING THRESHOLD	SHUT DOWN THRESHOLD
Inlet air temperature	Sensor located on control board close to DC end of power supply	0x8E	57°C	60°C
Synchronous rectifier	Sensor located on secondary side of DC/DC stage	0x8D	82°C	85°C

Table 4. Temperature sensor location and thresholds




Figure 19. Airflow direction

## 11. ELECTROMAGNETIC COMPATIBILITY

### 11.1 IMMUNITY

PARAMETER	DESCRIPTION / CONDITION	CRITERION
ESD Contact Discharge	IEC / EN 61000-4-2, ±8 kV, 25+25 discharges per test point (metallic case, LED, connector body)	A
ESD Air Discharge	IEC / EN 61000-4-2, ±15 kV, 25+25 discharges per test point (non-metallic user accessible surfaces)	A
Radiated Electromagnetics Filed	IEC / EN 61000-4-3, 3 V/m, 1 kHz/80% Amplitude Modulation, 80 MHz ... 1 GHz	A
Burst	IEC / EN 61000-4-4, Level 3 DC input port ±1 kV, 1 minute DC output port ±0.5kV, 1 minute	B
Surge	IEC / EN 61000-4-5 Common mode: ±1 kV Differential mode ±1 kV	A
RF Conducted Immunity	IEC / EN 61000-4-6, 3 Vrms, CW, 0.15 ... 80 MHz	A

### 11.2 EMISSION

PARAMETER	DESCRIPTION / CONDITION	CRITERION
Conducted Emission	EN 55022 / CISPR 22: 0.15 ... 30 MHz, QP and AVG, single power supply	Class A



Radiated Emission	EN 55022 / CISPR 22: 30 MHz ... 1 GHz, QP, single power supply	Class A
-------------------	--	---------

## 12. SAFETY / APPROVALS

Maximum electric strength testing is performed in the factory according to IEC/EN 62368-1, and UL/CSA 62368-1. Input-to-output electric strength tests should not be repeated in the field. Bel Power Solutions will not honor any warranty claims resulting from electric strength field tests.

PARAMETER	DESCRIPTION / CONDITION	NOTE
Agency Approvals	UL 62368-1 CAN/CSA-C22.2 No. 62368-1 IEC 62368-1 EN 62368-1 NEMKO	
Isolation Strength	Input plus to chassis; 1500VDC for 1 minute	Basic
	Input minus to chassis; 1500VDC for 1 minute	Basic
	Output to chassis	Function
Creepage / Clearance	Primary to chassis (PE) Primary to secondary	>2 mm

## 13. ENVIRONMENTAL

PARAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
$T_A$	Ambient Temperature			+50	°C
		Up to 1'000 m ASL	0		
				+40	°C
$T_{Aext}$	Extended Temp. Range			65	°C
$T_S$	Storage Temperature	-20		+70	°C
Altitude	Operational, above Sea Level	-		3'048	m
	Non-operational, above Sea Level	-		10'600	m
Shock	Per IPC9592B (CLASS 1)				
Vibration	Per IPC9592B (CLASS 1)				
Acoustical Noise	Distance 1 meter, 25°C, 50% Load			46	dB(A)

## 14. RELIABILITY

PARAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
$MTBF$	Mean time to failure	300			kh
	According Telcordia SR-332; Ground Benign $T_A = 25^\circ\text{C}$ , $V_i = -48\text{ Vdc}$ , $0.5 \cdot I_{1\text{ nom}}$ , $ISB\text{ nom}$				
	Expected life time	5			years
	$T_A = 25^\circ\text{C}$ , $V_i = -48\text{ Vdc}$ , $0.7 \cdot I_{1\text{ nom}}$ , $ISB\text{ nom}$				

## 15. MECHANICAL

PARAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
Dimensions	Width		50.5		mm
	Height		40		mm
	Depth		300		mm
$m$	Weight		900		g



Top and side view with the connector added






Figure 20. Mechanical Drawing-Side/Top View



Rear View

Figure 21. Front View



Front View

Figure 22. Rear View

## 16. CONNECTIONS



Asia-Pacific  
+86 755 298 85888

Europe, Middle East  
+353 61 49 8941

North America  
+1 408 513 2839

PARAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
DC input connector	Screw terminal block Supplier: <a href="#">DINKLE ENTERPRISE</a> , MPN: <a href="#">DT-66-B11W-03</a> Or equivalent				
DC input power cord requirement	Wire size		12		AWG
DC output connector	16 power contacts, 24 signal contacts				
DC output mating connector	Supplier <a href="#">FCI(Amphenol)</a> , MPN: <a href="#">10118868-003LF</a>				

For the pin assignment of DC output connector (PCB card edge), please refer to Figure 23 and Table 5.







Figure 23. Pin Assignment of DC Output Connector (PCB card edge)

PIN	DESCRIPTION
+12V	12V power output
GND	Grounding
5V <sub>SB</sub>	5V standby power
A0	I2C Address
A1	I2C Address
A2	I2C Address
PW_OK	Power Good Output. Signal is pulled HIGH to indicate all outputs ok.
PS_ON	Module PS_ON Remote control power On/Off (Pulled LOW=POWER ON)
PS_KILL	Activate PSU by hot-plug activity
SCL	I2C CLOCK
SDA	I2C DATA
PDB_ALERT	To receive ALERT signal from system, If signal is pulled LOW, the unit internal fan will be forced to run at maximum speed, This signal is inactive at standby mode.
SMB_ALERT	SMB Alert signal output: active-low
12LS	12V Load Share
PRESENT	This pin is grounded with a 47R resistor. To indicate a power has been plugged in.
12VRS+	12V Remote sense

12VRS-	12V Remote sense return
PDB_FAULT	To receive a FAULT signal. Power shall be shut down if this pin is pulled HIGH.
DC_OK	DC input OK signal: active-high

Table 5. Output Pin Assignment

## 17. ACCESSORIES

ITEM	DESCRIPTION	ORDERING PART NUMBER	SOURCE
	<p><b>I<sup>2</sup>C Utility</b> Windows XP/Vista/7 compatible GUI to program, control and monitor PET750-12-050ND Front-Ends (and other I<sup>2</sup>C units)</p>	TBD	<a href="http://belfuse.com/power-solutions">belfuse.com/power-solutions</a>
	<p><b>USB to I<sup>2</sup>C Converter</b> Master I<sup>2</sup>C device to program, control and monitor I<sup>2</sup>C units in conjunction with the <i>PC Utility</i></p>	ZM-00056	<a href="http://belfuse.com/power-solutions">belfuse.com/power-solutions</a>
	<p><b>Evaluation Board</b> Connector board to operate PET750-12-050ND. Includes an on-board USB to I<sup>2</sup>C converter (use <i>PC Utility</i> as desktop software).</p>	VRA.00335.0	<a href="http://belfuse.com/power-solutions">belfuse.com/power-solutions</a>



Asia-Pacific  
+86 755 298 85888

Europe, Middle East  
+353 61 49 8941

North America  
+1 408 513 2839

## 18. REVISION HISTORY

DATE	REVISION	ISSUE	PREPARED BY	APPROVED BY
2017/02/24	Preliminary	First release	XF Yang	Mike Chen
2017/09/02	-001 Release for DVT	Update some parameters based on EVT test result	XF Yang	Mike Chen
2017/10/27	-002	1, update Radiated Electromagnetics Filed and RF Conducted Immunity 2, update vibration and shock specification	XF Yang	Mike Chen
2018/01/22	-003	1, update DC drop without $V_{SB}$ leaving regulation from 10msecs to 20msecs 2, update Burst to change DC input port from +/-2Kv to +/-1Kv; add DC output port test of +/-0.5KV	Christian Cruz	Mike Chen
2018/04/11	AA	Release to AA	Christian Cruz	Mike Chen
2018/08/02	AA2	Typographical error (7. Monitoring) and remove "Preliminary" mark	Christian Cruz	Mike Chen
2023/08/18	AB	Add or equivalent for section 16 DC input connector Delete 80 plus logo at page 1 Remove the tolerance spec note at section 15 Separate the DC output and output mating connector at section 16 Update the safety approve standard and electrical strength test at section 12	Xiao Xue	Andrew Li

For more information on these products consult: [tech.support@psbel.com](mailto:tech.support@psbel.com)

**NUCLEAR AND MEDICAL APPLICATIONS** - Products are not designed or intended for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems.

**TECHNICAL REVISIONS** - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.

