


## 1.5 A low-dropout linear regulator with programmable soft-start



DFN10 3 x 3  
wetable flanks

### Features

- Designed for automotive applications
- Dual supply pins
  - $V_{IN}$ : 0.8 V to 5.5 V
  - $V_{BIAS}$ : 2.7 V to 5.5 V
- $V_{OUT}$  range: 0.8 V to 3.6 V
- Ultra low-dropout: 65 mV typ. (125 mV max.) at 1.5 A
- High  $V_{OUT}$  accuracy
  - 0.5% typ. at  $T_{amb}$
  - 2% max.
- Power Good function
- Programmable soft-start
- Thermal shutdown
- Current limitation circuit
- Adjustable output voltage
- Stable with low ESR output capacitor (> 2.2  $\mu$ F)
- Available in DFN10 3 x 3 mm package with wettable flanks
- Operating temperature range: - 40 °C + 125 °C

### Applications

- Automotive and industrial post regulation
- Generic POL
- Automotive and industrial ASICs and FPGA supply
- Telecom infrastructure
- A.D.A.S. (advanced driver-assistance systems)



#### Maturity status link

[LD59150](#)

#### Device summary

Order code	LD59150PURY
Marking	595A
Output voltage	Adjustable

### Description

The **LD59150** is a 1.5 A LDO regulator, designed for being used in various environments.

The NMOS topology allows  $R_{DS(on)}$  of the pass-element to be reduced, which results in a very small dropout voltage even with very low input supply voltage.

Output voltage can be adjusted from 0.8 to 3.6 V, by means of an external resistor divider.


The programmable soft-start circuit offers the possibility to control the inrush current at startup providing a monotonic supply voltage to the load.

The **LD59150** has enable pin to turn on/off (EN) the regulator and Power Good to monitor the regulated output voltage (PG).

Combination of both can be used to set a desired power sequence in case of multiple regulated rails.


The **LD59150** embeds protection functions, such as: current limit and thermal shutdown.

# 1 Diagram

**Figure 2. Block diagram**


## 2 Pin configuration

**Figure 3. Pin connection (top view)**




DFN10 - 3 x 3

**Table 1. Pin description**

Pin n°	Symbol	Function
1, 2	$V_{IN}$	Input pin
3	PG	Power Good
4	$V_{BIAS}$	Bias supply pin
5	EN	Enable pin logic input: low = shutdown, high = active Don't leave floating
6	GND	Ground
7	SS	Soft-start
8	FB	Feedback pin
9, 10	$V_{OUT}$	Regulated output
Exp. pad	Exposed pad	Must be connected to GND

### 3 Typical application

Figure 4. Typical application circuit



## 4 Maximum ratings

**Table 2. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
V <sub>IN</sub>	Input voltage pin	-0.3 to 6	V
V <sub>BIAS</sub>	Bias supply pin	- 0.3 to 6	V
V <sub>OUT</sub>	DC output voltage	-0.3 to V <sub>IN</sub> + 0.3	V
V <sub>EN</sub>	Enable input voltage	-0.3 to 6	V
V <sub>ADJ</sub>	Adjustable pin voltage	-0.3 to 6	V
V <sub>SS</sub>	Soft-start pin	-0.3 to 6	V
V <sub>PG</sub>	Power Good pin	-0.3 to 6	V
I <sub>OUT</sub>	Output current	Internally limited	mA
P <sub>DIS</sub>	Maximum power dissipation	Refer to table 3	W
I <sub>PG</sub>	Power Good sink current	0 to 1.5	mA
T <sub>ST</sub>	Storage temperature range	-55 to 150	°C
T <sub>J</sub>	Operating junction temperature range	-40 to 150	°C

*Note:* Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.

**Table 3. Thermal data**

Symbol	Parameter	Value	Unit
R <sub>thJA</sub>	Thermal resistance junction-ambient	47.5	°C/W
R <sub>thJC</sub>	Thermal resistance junction-case	8	°C/W

*Note:* Thermal resistance refers to 4 layer JEDEC PCB (2S2P) test board with thermal vias.

**Table 4. ESD data**

Symbol	Parameter	DFN10 3 x 3	Unit
HBM	Human body model	± 2000	V
CDM	Charged device model	± 750	V

## 5 Electrical characteristics

$T_J = -40\text{ °C}$  to  $+125\text{ °C}$ , typical values refer to  $T_J = +25\text{ °C}$ ,  $V_{IN} = V_{OUT} + 0.3\text{ V}$ ,  $V_{EN} = 1.1\text{ V}$ ,  $V_{BIAS} = 5\text{ V}$ ,  $I_{OUT} = 50\text{ mA}$ ,  $C_{IN} = C_{OUT} = 10\text{ }\mu\text{F}$ ,  $C_{BIAS} = 0.1\text{ }\mu\text{F}$ ,  $C_{SS} = 1\text{ nF}$  unless otherwise specified.

**Table 5. Electrical characteristics**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{IN}$	Operating input voltage		$V_{OUT} + V_{drop}$		5.5	V
$V_{BIAS}$	Bias pin voltage		2.7		5.5	V
$V_{REF}$	Reference voltage	$T = +25\text{ °C}$	0.796	0.8	0.804	V
$V_{OUT}$	Range	$V_{IN} = 5.5\text{ V}$ , $I_{OUT} = 1.5\text{ A}$	$V_{REF}$		3.6	V
	Accuracy	$50\text{ mA} < I_{OUT} < 1.5\text{ A}$ , $2.97\text{ V} < V_{BIAS} < 5.5\text{ V}$	-2	$\pm 0.5$	+2	%
	Line regulation	$V_{OUT(nom)} + 0.3\text{ V} < V_{IN} < 5.5\text{ V}$		0.01		%/V
	Load regulation	$50\text{ mA} < I_{OUT} < 1.5\text{ A}$		0.02		%/A
$V_{drop}^{(1)}$	$V_{IN}$ dropout voltage	$I_{OUT} = 1.5\text{ A}$ , $V_{BIAS} - V_{OUT} > 3.25\text{ V}$		65	125	mV
	$V_{BIAS}$ dropout voltage	$I_{OUT} = 1.5\text{ A}$ , $V_{IN} = V_{BIAS}$		0.92	1.1	V
$I_{cl}^{(2)}$	Current limit	$V_{OUT} = 80\% \times V_{OUT(nom)}$	2.0	3	5.5	A
$I_{BIAS}$	Bias pin current			0.88	1.5	mA
$I_{SHDN}$	Shutdown supply current	$V_{EN} < 0.4\text{ V}$ (measured through GND)		1	50	$\mu\text{A}$
$I_{FB}$	Feedback pin current		-1	0.001	+1	$\mu\text{A}$
PSRR	Power supply rejection ( $V_{IN}$ to $V_{OUT}$ )	$f = 1\text{ kHz}$ , $I_{OUT} = 1.5\text{ A}$ , $V_{IN} = 1.8\text{ V}$ , $V_{OUT} = 1.5\text{ V}$		70		dB
		$f = 300\text{ kHz}$ , $I_{OUT} = 1.5\text{ A}$ , $V_{IN} = 1.8\text{ V}$ , $V_{OUT} = 1.5\text{ V}$		30		
	Power supply rejection ( $V_{BIAS}$ to $V_{OUT}$ )	$f = 1\text{ kHz}$ , $I_{OUT} = 1.5\text{ A}$ , $V_{IN} = 1.8\text{ V}$ , $V_{OUT} = 1.5\text{ V}$		75		dB
		$f = 300\text{ kHz}$ , $I_{OUT} = 1.5\text{ A}$ , $V_{IN} = 1.8\text{ V}$ , $V_{OUT} = 1.5\text{ V}$		40		
Noise	Output noise voltage	$f = 100\text{ Hz}$ to $100\text{ kHz}$ , $I_{OUT} = 1.5\text{ A}$ , $C_{SS} = 1\text{ nF}$		$25 \times V_{OUT}$		$\mu\text{V}_{RMS}$
$I_{SS}$	Soft start charging current	$V_{SS} = 0.4\text{ V}$		0.44		$\mu\text{A}$
$T_{str}$	Min. startup time	$I_{OUT} = 1\text{ A}$ , $C_{SS} = \text{floating}$		100		$\mu\text{sec}$
$V_{EN-H}$	Enable input high		1.1		5.5	V
$V_{EN-L}$	Enable input low		0		0.4	V
$V_{EN-Hyst}$	Enable hysteresis			50		mV
$T_{DG}$	Enable deglitch time			20		$\mu\text{sec}$
$I_{EN}$	Enable pin current	$V_{EN} = 5\text{ V}$		0.1	1	$\mu\text{A}$
$V_{IT}$	Power Good threshold	$V_{OUT}$ decreasing	85	90	94	% $V_{OUT}$
$V_{HYS}$	Power Good hysteresis			3		% $V_{OUT}$

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>PG-L</sub>	Power good low voltage				0.3	V
I <sub>LK</sub>	Power good leakage	V <sub>PG</sub> = 5.25 V, V <sub>OUT</sub> > V <sub>IT</sub>		0.1	1	μA
T <sub>SD</sub>	Thermal shutdown temperature	High temp threshold		165		°C
		Thermal hysteresis		20		

1. Dropout is defined as the voltage drop when V<sub>OUT</sub> is 3% below nominal voltage.
2. Maximum value is guaranteed by design and not tested in production.

## 6 Application information

### 6.1 Output voltage setting

The output voltage can be set from 0.8 V ( $V_{REF}$ ) up to the input voltage minus the voltage drop across the pass transistor (dropout voltage), by connecting a resistor divider between the feedback (FB) pin and the output, thus allowing remote voltage sensing.

With reference to the typical circuit shown in Figure 3, the resistor divider can be designed by using the following equation:

$$V_{OUT} = V_{REF} (1 + R_1/R_2), \text{ with } V_{REF} = 0.8 \text{ V typ.} \quad (1)$$

It is recommended to use resistors with values in the range from 5 k $\Omega$  to 100 k $\Omega$ . Lower values can also be suitable, but current consumption increases.

The following table shows examples of  $R_1$ ,  $R_2$  choices, among standard 1% resistors, to obtain the most common output voltages.

**Table 6. Resistor divider settings for common output voltages**

$V_{OUT}$	$R_1$	$R_2$
0.8 ( $V_{FB}$ )	Short	Open
0.9	0.619	4.99
1	1.13	4.53
1.05	1.37	4.42
1.1	1.87	4.99
1.2	2.49	4.99
1.5	4.12	4.75
1.8	3.57	2.87
2.5	3.57	1.69
3.3	3.57	1.15

### 6.2 Soft-start time programming

The LD59150 provides a monotonic soft-start feature, which is useful in those applications requiring controlled power-up sequences and low inrush current during turn-on phase.

The soft-start time, defined as the duration of output voltage ramp, from enable pin assertion to Power Good flag releasing, can be adjusted by the user by means of an external capacitor ( $C_{SS}$ ).

$C_{SS}$  capacitor is charged with constant current ( $I_{SS}$ ) and its voltage compared to the internal voltage reference, therefore the soft-start time can be calculated as follows:

$$t_{SS} = (V_{REF} \times C_{SS}) / I_{SS} \quad (2)$$

with  $V_{REF} = 0.8 \text{ V typ.}$ ,  $I_{SS} = 0.44 \text{ }\mu\text{A typ.}$

Good quality, low leakage ceramic capacitors are recommended for  $C_{SS}$ .

### 6.3 Power Good

Power Good function provides a flag showing that the output voltage is in the correct range. Power Good signal is available on the PG open-drain pin.

A partition of the output voltage (via the output resistor divider), is sensed at the feedback pin.

When the output voltage surpasses  $V_{IT} + V_{HYS}$  Power Good pin is set to high impedance. When  $V_{OUT}$  falls below  $V_{IT}$ , the Power Good pin is pulled low.



If the device is disabled (EN pin low) the PG signal is set to low state.

Power Good function requires an external pull-up resistor, which may be connected to any potential lower than 5.5 V. PG pin typical current capability is up to 1 mA, so it is advisable to choose a pull-up resistor in the range from 10 kΩ to 1 MΩ. If Power Good function is not used, PG pin has to remain floating.

## 6.4 Protection features

### Current limit

The **LD59150** embeds a constant-current limit circuit, which acts in case of overload or short-circuit on the output, clamping the load current to a safe value (typ. 3 A).

Normal operation is restored if the overload disappears, but prolonged operation in current limit may lead to high power dissipation inside the LDO and subsequently to thermal shutdown.

### Thermal protection

An internal thermal feedback loop disables the output voltage if the die temperature reaches approximately 165 °C. This feature protects the device from excessive temperature that could lead to permanent damage of the LDO.

Once the thermal protection is triggered and the device is shut down, normal operation is automatically recovered if the die temperature falls below 145 °C (thermal protection hysteresis of 20 °C typically).

Current and thermal limit protections are designed to protect the LDO from excessive power dissipation and not intended to replace a proper thermal and electrical design of the application. Continuous operation above the maximum ratings may lead to permanent damage to the device.

## 6.5 Power dissipation

An accurate PCB design is recommended, to ensure that the device internal junction temperature is kept below 150 °C, in all the operating condition. The thermal energy generated by the device flows from the die surface to the PCB copper area through the package leads.

The PCB copper area acts as a heat sink. The footprint copper pads should be as wide as possible to spread and dissipate the heat to the surrounding environment. Thermal micro-vias to the inner or backside copper layers improve the overall thermal performance of the device.

The power dissipation of the LDO depends on the input voltage, output voltage and output current and is given by:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (3)$$

The junction temperature of the device is:

$$T_{J\_MAX} = T_A + R_{thJA} \times P_D \quad (4)$$


where:  $T_{J\_MAX}$  is the maximum allowable junction temperature of the die, 150 °C;  $T_A$  is the ambient temperature;  $R_{thJA}$  is the thermal resistance junction-to-ambient.

With the above equation it is possible to calculate the maximum allowable power dissipation, therefore the maximum load current for a certain voltage drop. Appropriate de-rating of the operating condition should be applied accordingly.


## 7 Typical performance characteristics

$T_J = 25\text{ }^\circ\text{C}$ ,  $V_{IN} = V_{OUT} + 0.3\text{ V}$ ,  $V_{BIAS} = 5\text{ V}$ ,  $V_{OUT} = V_{REF}$ ,  $V_{EN} = 1.1\text{ V}$ ,  $I_{OUT} = 50\text{ mA}$ ,  $C_{IN} = C_{OUT} = 10\text{ }\mu\text{F}$ ,  
 $C_{BIAS} = 0.1\text{ }\mu\text{F}$ ,  $C_{SS} = 1\text{ nF}$  unless otherwise specified.


**Figure 5. Output voltage vs. temperature and  $V_{BIAS}$  ( $I_{OUT} = 50\text{ mA}$ )**




**Figure 6. Output voltage vs. temperature and  $V_{BIAS}$  ( $I_{OUT} = 1.5\text{ A}$ )**















**Figure 7. Line regulation vs. temperature**





**Figure 8. Load regulation vs. temperature**



**Figure 9. Bias pin current vs. temperature**

**Figure 10. Soft-start charging current vs. temperature**

**Figure 11. Current limit vs. temperature**

**Figure 12.  $V_{IN}$  dropout voltage vs. temperature ( $I_{OUT} = 1.5$  A)**

**Figure 13.  $V_{BIAS}$  dropout voltage vs. temperature ( $I_{OUT} = 1.5$  A)**

**Figure 14.  $V_{BIAS}$  PSRR vs. frequency ( $V_{IN} = 1.8$  V,  $V_{OUT} = 1.2$  V)**


**Figure 15.  $V_{IN}$  PSRR vs. frequency ( $V_{IN} = 1.8\text{ V}$ ,  $V_{OUT} = 1.2\text{ V}$ )**

**Figure 16. Noise spectral density**

**Figure 17. Line transient**

**Figure 18. Load transient**

**Figure 19. Turn-on time ( $C_{SS} = 0\text{ nF}$ )**

**Figure 20. Turn-on time ( $C_{SS} = 1\text{ nF}$ )**



**Figure 21. Turn-on time ( $C_{SS} = 2.2 \text{ nF}$ )**

**Figure 22. Turn-on time ( $C_{SS} = 10 \text{ nF}$ )**


## 8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.


### 8.1 [Package name] package information


Figure 23. DFN10 3 x 3 package outline



**Table 7. DFN10 3 x 3 mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	0.80	0.85	0.90
A1	0.00		0.05
A3	0.203 Ref.		
b	0.20	0.25	0.30
D	2.95	3.00	3.05
D2	2.30	2.40	2.50
e	0.50 BSC		
E	2.95	3.00	3.05
E2	1.55	1.65	1.75
E3	0.25 Ref.		
E4	0.50 Ref.		
L	0.30	0.40	0.50
K	0.275 Ref.		
N	10		
aaa	0.15		
bbb	0.10		
ccc	0.10		
ddd	0.05		
eee	0.08		

**Figure 24. DFN10 3 x 3 recommended footprint**


**Figure 25. DFN10 3 x 3 tape and reel**




## Revision history

**Table 8. Document revision history**

Date	Revision	Changes
06-Mar-2018	1	Initial release.
15-May-2018	2	Updated marking in the device summary on the cover page.
22-Jun-2018	3	Added footnote $I_{CL}$ in <a href="#">Table 5. Electrical characteristics</a> . Minor text change in <a href="#">Section 6.3 Power Good</a> .

## Contents

<b>1</b>	<b>Diagram</b> .....	<b>2</b>
<b>2</b>	<b>Pin configuration</b> .....	<b>3</b>
<b>3</b>	<b>Typical application</b> .....	<b>4</b>
<b>4</b>	<b>Maximum ratings</b> .....	<b>5</b>
<b>5</b>	<b>Electrical characteristics</b> .....	<b>6</b>
<b>6</b>	<b>Application information</b> .....	<b>8</b>
6.1	Output voltage setting .....	8
6.2	Soft-start time programming .....	8
6.3	Power Good .....	8
6.4	Protection features .....	9
6.5	Power dissipation .....	9
<b>7</b>	<b>Typical performance characteristics</b> .....	<b>10</b>
<b>8</b>	<b>Package information</b> .....	<b>14</b>
8.1	[Package name] package information .....	14
	<b>Revision history</b> .....	<b>17</b>

## List of tables

<b>Table 1.</b>	Pin description . . . . .	3
<b>Table 2.</b>	Absolute maximum ratings . . . . .	5
<b>Table 3.</b>	Thermal data . . . . .	5
<b>Table 4.</b>	ESD data . . . . .	5
<b>Table 5.</b>	Electrical characteristics . . . . .	6
<b>Table 6.</b>	Resistor divider settings for common output voltages . . . . .	8
<b>Table 7.</b>	DFN10 3 x 3 mechanical data . . . . .	15
<b>Table 8.</b>	Document revision history . . . . .	17

## List of figures

<b>Figure 2.</b>	Block diagram . . . . .	2
<b>Figure 3.</b>	Pin connection (top view) . . . . .	3
<b>Figure 4.</b>	Typical application circuit . . . . .	4
<b>Figure 5.</b>	Output voltage vs. temperature and $V_{BIAS}$ ( $I_{OUT} = 50 \text{ mA}$ ) . . . . .	10
<b>Figure 6.</b>	Output voltage vs. temperature and $V_{BIAS}$ ( $I_{OUT} = 1.5 \text{ A}$ ) . . . . .	10
<b>Figure 7.</b>	Line regulation vs. temperature . . . . .	10
<b>Figure 8.</b>	Load regulation vs. temperature . . . . .	10
<b>Figure 9.</b>	Bias pin current vs. temperature . . . . .	11
<b>Figure 10.</b>	Soft-start charging current vs. temperature . . . . .	11
<b>Figure 11.</b>	Current limit vs. temperature . . . . .	11
<b>Figure 12.</b>	$V_{IN}$ dropout voltage vs. temperature ( $I_{OUT} = 1.5 \text{ A}$ ) . . . . .	11
<b>Figure 13.</b>	$V_{BIAS}$ dropout voltage vs. temperature ( $I_{OUT} = 1.5 \text{ A}$ ) . . . . .	11
<b>Figure 14.</b>	$V_{BIAS}$ PSRR vs. frequency ( $V_{IN} = 1.8 \text{ V}$ , $V_{OUT} = 1.2 \text{ V}$ ) . . . . .	11
<b>Figure 15.</b>	$V_{IN}$ PSRR vs. frequency ( $V_{IN} = 1.8 \text{ V}$ , $V_{OUT} = 1.2 \text{ V}$ ) . . . . .	12
<b>Figure 16.</b>	Noise spectral density . . . . .	12
<b>Figure 17.</b>	Line transient . . . . .	12
<b>Figure 18.</b>	Load transient . . . . .	12
<b>Figure 19.</b>	Turn-on time ( $C_{SS} = 0 \text{ nF}$ ) . . . . .	12
<b>Figure 20.</b>	Turn-on time ( $C_{SS} = 1 \text{ nF}$ ) . . . . .	12
<b>Figure 21.</b>	Turn-on time ( $C_{SS} = 2.2 \text{ nF}$ ) . . . . .	13
<b>Figure 22.</b>	Turn-on time ( $C_{SS} = 10 \text{ nF}$ ) . . . . .	13
<b>Figure 23.</b>	DFN10 3 x 3 package outline . . . . .	14
<b>Figure 24.</b>	DFN10 3 x 3 recommended footprint . . . . .	15
<b>Figure 25.</b>	DFN10 3 x 3 tape and reel . . . . .	16

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved