

Product Change Notification / SYST-200DCV804

		•	_	
1	ביו	т	Δ	•
ப	$\boldsymbol{\alpha}$	L.	┖	_

04-Jan-2024

Product Category:

Linear Op Amps

PCN Type:

Document Change

Notification Subject:

Data Sheet - MCP6491 - 7.5 MHz, Low Input Bias Current Op Amps Data Sheet

Affected CPNs:

SYST-200DCV804_Affected_CPN_01042024.pdf SYST-200DCV804_Affected_CPN_01042024.csv

Notification Text:

SYST-200DCV804

Microchip has released a new Datasheet for the MCP6491 - 7.5 MHz, Low Input Bias Current Op Amps Data Sheet of devices. If you are using one of these devices please read the document located at MCP6491 - 7.5 MHz, Low Input Bias Current Op Amps Data Sheet.

Notification Status: Final

Description of Change: The following is the list of modifications:

- 1. Updated the Applications section.
- 2. Updated Product Identification System.
- 3. Added Product Identification System (Automotive)
- 4. Updated Packaging Information section.

Impacts to Data Sheet: See above details.

Reason for Change: To improve productivity.

Change Implementation Status: Complete

Date Document Changes Effective: 04 Jan 2024

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices::N/A	
Attachments:	
MCP6491 - 7.5 MHz, Low Input Bias Current Op Amps Data Sheet	
Please contact your local Microchip sales office with questions or co	ncerns regarding this notification.
Terms and Conditions:	
If you wish to <u>receive Microchip PCNs via email</u> please register for ou home page select register then fill in the required fields. You will find Microchips PCN email service in the <u>PCN FAQ</u> section.	
If you wish to <u>change your PCN profile, including opt out,</u> please go to and sign into your myMicrochip account. Select a profile option from the applicable selections.	

SYST-20ODCV804 - Data Sheet - MCP6491 - 7.5 MHz, Low Input Bias Current Op Amps Data Sheet

Affected Catalog Part Numbers (CPN)

MCP6491T-E/LTY

MCP6491T-E/OT

MCP6491T-E/OTVAO

MCP6492-E/MS

MCP6492-E/SN

MCP6492T-E/MNY

MCP6492T-E/MS

MCP6492T-E/MSVAO

MCP6492T-E/SN

MCP6494-E/SL

MCP6494-E/ST

MCP6494T-E/SL

MCP6494T-E/ST

MCP6494T-E/STVAO



MCP6491/2/4

7.5 MHz, Low-Input Bias Current Op Amps

Features

- · Low-Input Bias Current:
 - 150 pA (typical, T_A = +125°C)
- · Low Quiescent Current:
 - 530 μA/amplifier (typical)
- · Low-Input Offset Voltage:
 - ±1.5 mV (maximum)
- Supply Voltage Range: 2.4V to 5.5V
- · Rail-to-Rail Input/Output
- · Gain Bandwidth Product: 7.5 MHz (typical)
- · Slew Rate: 6 V/µs (typical)
- · Unity Gain Stable
- · No Phase Reversal
- · Small Packages
 - Singles in SC70-5, SOT-23-5
- · Extended Temperature Range
 - -40°C to +125°C

Applications

- · Photodiode Amplifier
- · pH (potential of hydrogen) Electrode Amplifier
- · Low Leakage Amplifier
- · Piezoelectric Transducer Amplifier
- Active Analog Filter
- · Battery-Powered Signal Conditioning
- AEC Q100 Qualified. See Product Identification System (Automotive)

Design Aids

- · SPICE Macro Models
- FilterLab[®] Software
- MAPS (Microchip Advanced Part Selector)
- · Analog Demonstration and Evaluation Boards
- · Application Notes

Description


The Microchip MCP6491/2/4 family of operational amplifiers (op amps) has low-input bias current (150 pA, typical at 125° C) and rail-to-rail input and output operation. This family is unity gain stable and has a gain bandwidth product of 7.5 MHz (typical). These devices operate with a single-supply voltage as low as 2.4V, while only drawing 530 μ A/amplifier (typical) of quiescent current. These features make the family of op amps well suited for photodiode amplifier, pH electrode amplifier, low leakage amplifier, and battery-powered signal conditioning applications, etc.

The MCP6491/2/4 family is offered in single (MCP6491), dual (MCP6492), quad (MCP6494) packages. All devices are designed using an advanced CMOS process and fully specified in extended temperature range from -40°C to +125°C.


Related Parts

- MCP6471/2/4: 2 MHz, Low-Input Bias Current Operational Amplifiers
- MCP6481/2/4: 4 MHz, Low-Input Bias Current Operational Amplifiers

Package Types



Typical Application



1.0 ELECTRICAL CHARACTERISTICS

1.1 Absolute Maximum Ratings †

V _{DD} – V _{SS}	6.5V
Current at Input Pins	±2 mA
Analog Inputs (V _{IN} +, V _{IN} -) (Section 4.1.2)	V_{SS} – 1.0V to V_{DD} + 1.0V
All Other Inputs and Outputs	$V_{SS} - 0.3V$ to $V_{DD} + 0.3V$
Difference Input Voltage	V _{DD} – V _{SS}
Output Short-Circuit Current	continuous
Current at Output and Supply Pins	±60 mA
Storage Temperature	65°C to +150°C
Maximum Junction Temperature (T _J)	+150°C
ESD protection on all pins (HBM)	≥ 4 kV

Note 1: See Section 4.1.2, Input Voltage Limits.

1.2 Electrical Specifications

TABLE 1-1: DC ELECTRICAL SPECIFICATIONS

Electrical Characteristics : Unless otherwise indicated, V_{DD} = +2.4V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{CM} = $V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, V_L = $V_{DD}/2$ and R_L = 10 kΩ to V_L . (Refer to Figure 1-1).									
Parameters	Sym	Min	Тур	Max	Units	Conditions			
Input Offset									
Input Offset Voltage	Vos	-1.5	_	+1.5	mV	$V_{DD} = 3.0V, V_{CM} = V_{DD}/4$			
Input Offset Drift with Temperature	$\Delta V_{OS}/\Delta T_{A}$	_	±2.5	_	μV/°C	T _A = -40°C to +125°C			
Power Supply Rejection Ratio	PSRR	75	90	_	dB	$V_{CM} = V_{DD}/4$			
Input Bias Current and Impedance	,								
Input Bias Current	Ι _Β	_	±1	_	pА				
		_	8	_	pА	T _A = +85°C			
		_	150	350	pА	T _A = +125°C			
Input Offset Current	Ios	_	±0.1	_	pА				
Common Mode Input Impedance	Z _{CM}	_	10 ¹³ 6	_	ΩpF				
Differential Input Impedance	Z _{DIFF}	_	10 ¹³ 6	_	ΩpF				
Common Mode									
Common Mode Input Voltage Range	V_{CMR}	V _{SS} - 0.3	_	V _{DD} + 0.3	V				
Common Mode Rejection Ratio	CMRR	65	84	_	dB	V _{CM} = -0.3V to 2.7V, V _{DD} = 2.4V			
		70	88	_	dB	$V_{CM} = -0.3V \text{ to } 5.8V,$ $V_{DD} = 5.5V$			
Open-Loop Gain									
DC Open-Loop Gain (Large Signal)	A _{OL}	95	115	_	dB	0.2V < V _{OUT} <(V _{DD} - 0.2V) V _{DD} = 5.5V, V _{CM} = V _{SS}			

Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Power Supply
Supply Voltage

Quiescent Current per Amplifier

TABLE 1-1: DC ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, V_{DD} = +2.4V to +5.5V, V_{SS} = GND, T_A = +25°C, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_{L} = V_{DD}/2$ and $R_{L} = 10 \text{ k}\Omega$ to V_{L} . (Refer to Figure 1-1). **Parameters** Sym Min Typ Max Units **Conditions** Output $V_{DD} = 2.4V$ High-Level Output Voltage V_{OH} 2.380 2.396 ٧ 0.5V input overdrive $V_{DD} = 5.5V$ ٧ 5.480 5.493 0.5V input overdrive $V_{DD} = 2.4V$ Low-Level Output Voltage V V_{OL} 0.004 0.020 0.5 V input overdrive ٧ 0.007 0.020 $V_{DD} = 5.5V$ 0.5 V input overdrive **Output Short-Circuit Current** ±15 mA $V_{DD} = 2.4V$ I_{SC} $V_{DD} = 5.5V$ ±40 mΑ

2.4

200

530

5.5

800

٧

μΑ

 $I_{O} = 0, V_{CM} = V_{DD}/4$

TABLE 1-2: AC ELECTRICAL SPECIFICATIONS

 V_{DD}

 I_Q

Electrical Characteristics: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +2.4V$ to +5.5V, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, $V_L = V_{DD}/2$, $V_L = 10 \text{ k}\Omega$ to V_L and $C_L = 20 \text{ pF}$. (Refer to Figure 1-1). **Parameters** Sym Min Max **Units Conditions** Typ **AC Response** Gain Bandwidth Product **GBWP** 7.5 MHz Phase Margin 57 G = +1V/VPM Slew Rate SR 6 V/µs Noise Input Noise Voltage 6 f = 0.1 Hz to 10 Hz E_{ni} μVp-p Input Noise Voltage Density nV/\sqrt{Hz} | f = 1 kHz 19 e_{ni} 14 nV/\sqrt{Hz} f = 10 kHzfA/√Hz Input Noise Current Density 0.6 f = 1 kHzi_{ni}

TABLE 1-3: TEMPERATURE SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, V_{DD} = +2.4V to +5.5V and V_{SS} = GND.									
Parameters	Sym	Min	Тур	Max	Units	Conditions			
Temperature Ranges									
Operating Temperature Range	T _A	-40	_	+125	°C	Note 1			
Storage Temperature Range	T _A	-65	_	+150	°C				
Thermal Package Resistances									
Thermal Resistance, 5L-SC-70	$\theta_{\sf JA}$	_	331	_	°C/W				
Thermal Resistance, 5L-SOT-23	θ_{JA}	_	256	_	°C/W				
Thermal Resistance, 8L-2x3 TDFN	$\theta_{\sf JA}$	_	52.5	_	°C/W				
Thermal Resistance, 8L-MSOP	$\theta_{\sf JA}$	_	211	_	°C/W				
Thermal Resistance, 8L-SOIC	$\theta_{\sf JA}$	_	149.5	_	°C/W				
Thermal Resistance, 14L-SOIC	$\theta_{\sf JA}$	_	95.3	_	°C/W				
Thermal Resistance, 14L-TSSOP	θ_{JA}	_	100	_	°C/W				

Note 1: The internal junction temperature (T_J) must not exceed the absolute maximum specification of +150°C.

1.3 Test Circuits

The circuit used for most DC and AC tests is shown in Figure 1-1. This circuit can independently set V_{CM} and V_{OUT} (refer to Equation 1-1). Note that V_{CM} is not the circuit's common mode voltage, and that V_{OST} includes V_{OS} plus the effects (on the input offset error, V_{OST}) of temperature, CMRR, PSRR and A_{OL} .

EQUATION 1-1:

$$G_{DM} = \frac{R_F}{R_G}$$

$$V_{CM} = \frac{1}{2} \times \left(V_P + \frac{V_{DD}}{2}\right)$$

$$V_{OST} = V_{IN-} - V_{IN+}$$

$$V_{OUT} = \frac{V_{DD}}{2} + V_P - V_M + V_{OST} \times (1 + G_{DM})$$
 Where:

 G_{DM} = Differential Mode Gain (V/V)

 R_F = Feedback Resistance (Ω)

 R_G = Gain Resistance (Ω)

 V_{CM} = Operational Amplifier Common

Mode Input Voltage (V)

 V_P = Peak Voltage (V)

 V_{DD} = Drain Power Voltage (V)

 V_{OST} = Operational Amplifier Total Input Off-

set Voltage (mV)

 V_{IN} = Input Voltage (V)

 V_{IN+} = Input Voltage (V)

 V_{OUT} = Output Voltage (V)

 V_M = Maximum Voltage (V)




FIGURE 1-1: AC and DC Test Circuit for Most Specifications.

M	P	64	9	1	12	14
I V I		9	•			_

NOTES:

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




FIGURE 2-1: Input Offset Voltage.




FIGURE 2-2: Input Offset Voltage Drift.




FIGURE 2-3: Input Offset Voltage vs. Common Mode Input Voltage.




FIGURE 2-4: Input Offset Voltage vs. Common Mode Input Voltage.




FIGURE 2-5: Input Offset Voltage vs. Output Voltage.




FIGURE 2-6: Input Offset Voltage vs. Power Supply Voltage.




FIGURE 2-7: Input Noise Voltage Density vs. Frequency.




FIGURE 2-8: Input Noise Voltage Density vs. Common Mode Input Voltage.




FIGURE 2-9: CMRR, PSRR vs. Frequency.




FIGURE 2-10: CMRR, PSRR vs. Ambient Temperature.




FIGURE 2-11: Input Bias, Offset Currents vs. Ambient Temperature.




FIGURE 2-12: Input Bias Current vs. Common Mode Input Voltage.




FIGURE 2-13: Quiescent Current vs. Ambient Temperature.




FIGURE 2-14: Quiescent Current vs. Common Mode Input Voltage.




FIGURE 2-15: Quiescent Current vs. Common Mode Input Voltage.




FIGURE 2-16: Quiescent Current vs. Power Supply Voltage.




FIGURE 2-17: Open-Loop Gain, Phase vs. Frequency.




FIGURE 2-18: DC Open-Loop Gain vs. Ambient Temperature.




FIGURE 2-19: Gain Bandwidth Product, Phase Margin vs. Ambient Temperature.




FIGURE 2-20: Gain Bandwidth Product, Phase Margin vs. Ambient Temperature.




FIGURE 2-21: Output Short Circuit Current vs. Power Supply Voltage.




FIGURE 2-22: Output Voltage Swing vs. Frequency.




FIGURE 2-23: Output Voltage Headroom vs. Output Current.




FIGURE 2-24: Output Voltage Headroom vs. Output Current.




FIGURE 2-25: Output Voltage Headroom vs. Ambient Temperature.




FIGURE 2-26: Output Voltage Headroom vs. Ambient Temperature.




FIGURE 2-27: Slew Rate vs. Ambient Temperature.




FIGURE 2-28: Small Signal Non-Inverting Pulse Response.




FIGURE 2-29: Small Signal Inverting Pulse Response.




FIGURE 2-30: Large Signal Non-Inverting Pulse Response.

MCP6491/2/4




FIGURE 2-31: Large Signal Inverting Pulse Response.




FIGURE 2-32: The MCP6491/2/4 Shows No Phase Reversal.




FIGURE 2-33: Closed Loop Output Impedance vs. Frequency.




FIGURE 2-34: Measured Input Current vs. Input Voltage (below V_{SS}).




FIGURE 2-35: Channel-to-Channel Separation vs. Frequency (MCP6492/4 only).

3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

MCP6491	MCP649	2	MCP6494	Symbol	Description	
SC70, SOT-23	SOIC, MSOP	TDFN	SOIC, TSSOP	Symbol	Description	
1	1	1	1	V _{OUT} , V _{OUTA}	Analog Output (operational amplifier A)	
4	2	2	2	V _{IN} -, V _{INA} -	Inverting Input (operational amplifier A)	
3	3	3	3	V_{IN} +, V_{INA} +	Non-inverting Input (operational amplifier A)	
5	8	8	4	V_{DD}	Positive Power Supply	
_	5	5	5	V _{INB} +	Non-Inverting Input (operational amplifier B)	
_	6	6	6	V _{INB} -	Inverting Input (operational amplifier B)	
_	7	7	7	V_{OUTB}	Analog Output (operational amplifier B)	
_	_	_	8	V _{OUTC}	Analog Output (operational amplifier C)	
_	_	-	9	V _{INC} -	Inverting Input (operational amplifier C)	
	_	_	10	V _{INC} +	Non-Inverting Input (operational amplifier C)	
2	4	4	11	V_{SS}	Negative Power Supply	
_	_	_	12	V _{IND} +	Non-Inverting Input (operational amplifier D)	
	_	_	13	V _{IND} -	Inverting Input (operational amplifier D)	
		_	14	V _{OUTD}	Analog Output (operational amplifier D)	
	_	9	_	EP	Exposed Thermal Pad (EP); must be connected to V _{SS} .	

3.1 Analog Outputs

The output pins are low-impedance voltage sources.

3.2 Analog Inputs

The non-inverting and inverting inputs are high-impedance CMOS inputs with low bias currents.

3.3 Power Supply Pins

The positive power supply (V_{DD}) is 2.4V to 5.5V higher than the negative power supply (V_{SS}). For normal operation, the other pins are at voltages between V_{SS} and V_{DD} .

Typically, these parts are used in single-supply operation. In this case, V_{SS} is connected to ground and V_{DD} is connected to the supply. V_{DD} will need bypass capacitors.

3.4 Exposed Thermal Pad (EP)

There is an internal electrical connection between the Exposed Thermal Pad (EP) and the V_{SS} pin; they must be connected to the same potential on the Printed Circuit Board (PCB).

This pad can be connected to a PCB ground plane to provide a larger heat sink. This improves the package thermal resistance (θ_{LA}).

M	P	64	9	1	12	14
I V I		9	•			_

NOTES:

4.0 APPLICATION INFORMATION

The MCP6491/2/4 family of operational amplifiers is manufactured using Microchip's state-of-the-art CMOS process and is specifically designed for low-power, high-precision applications.

4.1 Inputs

4.1.1 PHASE REVERSAL

The MCP6491/2/4 operational amplifiers are designed to prevent phase reversal when the input pins exceed the supply voltages. Figure 2-32 shows the input voltage exceeding the supply voltage without any phase reversal.

4.1.2 INPUT VOLTAGE LIMITS

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the voltages at the input pins (see Section 1.1, Absolute Maximum Ratings †).

The ESD protection on the inputs can be depicted as shown in Figure 4-1. This structure was chosen to protect the input transistors against many (but not all) overvoltage conditions, and to minimize the input bias current (I_B) .




FIGURE 4-1: Simplified Analog Input ESD Structures.

The input ESD diodes clamp the inputs when they try to go more than one diode drop below V_{SS} . They also clamp any voltages that go well above V_{DD} . Their breakdown voltage is high enough to allow normal operation, but not low enough to protect against slow overvoltage (beyond V_{DD}) events. Very fast ESD events (that meet the specification) are limited so that damage does not occur.

In some applications, it may be necessary to prevent excessive voltages from reaching the operational amplifier inputs; Figure 4-2 shows one approach to protect these inputs.




FIGURE 4-2: Protecting the Analog Inputs.

A significant amount of current can flow out of the inputs when the Common mode voltage (V_{CM}) is below ground (V_{SS}), as shown in Figure 2-34.

4.1.3 INPUT CURRENT LIMITS

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the currents into the input pins (see Section 1.1, Absolute Maximum Ratings †).

Figure 4-3 shows one approach to protect these inputs. The R_1 and R_2 resistors limit the possible currents in or out of the input pins (and the ESD diodes, D_1 and D_2). The diode currents will go through either V_{DD} or V_{SS} .




FIGURE 4-3: Protecting the Analog Inputs.

4.1.4 NORMAL OPERATION

The inputs of the MCP6491/2/4 operational amplifers use two differential input stages in parallel. One operates at a low Common mode input voltage (V_{CM}), while the other operates at a high V_{CM} . With this topology, the device operates with a V_{CM} up to 0.3V above V_{DD} and 0.3V below V_{SS} (refer to Figures 2-3 and 2-4). The input offset voltage is measured at $V_{CM} = V_{SS} - 0.3V$ and $V_{DD} + 0.3V$ to ensure proper operation.

The transition between the input stages occurs when V_{CM} is near $V_{DD}-1.4V$ (refer to Figures 2-3 and 2-4). For the best distortion performance and gain linearity, with non-inverting gains, avoid this region of operation.

4.2 Rail-to-Rail Output

The output voltage range of the MCP6491/2/4 op amps is 0.007V (typical) and 5.493V (typical) when R_L = 10 $k\Omega$ is connected to $V_{DD}/2$ and V_{DD} = 5.5V. Refer to Figures 2-23 and 2-24 for more information.

4.3 Capacitive Loads

Driving large capacitive loads can cause stability problems for voltage feedback operational amplifers. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. While a unity-gain buffer (G = +1V/V) is the most sensitive to capacitive loads, all gains show the same general behavior.

When driving large capacitive loads with these operational amplifiers (e.g., > 100 pF when G = + 1V/V), a small series resistor at the output (R_{ISO} in Figure 4-4) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. The bandwidth will generally be lower than the bandwidth with no capacitance load.




FIGURE 4-4: Output Resistor, R_{ISO} Stabilizes Large Capacitive Loads.

Figure 4-5 gives the recommended R_{ISO} values for different capacitive loads and gains. The x-axis is the normalized load capacitance (C_L/G_N), where G_N is the circuit's noise gain. For non-inverting gains, G_N and the Signal Gain are equal. For inverting gains, G_N is 1 + |Signal Gain| (e.g., -1V/V gives G_N = +2V/V).

After selecting $R_{\rm ISO}$ for your circuit, double check the resulting frequency response peaking and step response overshoot. Modify the value of $R_{\rm ISO}$ until the response is reasonable. Bench evaluation and simulations with the MCP6491/2/4 SPICE macro model are helpful.




FIGURE 4-5: Recommended R_{ISO} Values for Capacitive Loads.

4.4 Supply Bypass

With this family of operational amplifiers, the power supply pin (V_{DD} for single supply) should have a local bypass capacitor (i.e., 0.01 μF to 0.1 μF) within 2 mm for good high-frequency performance. It can use a bulk capacitor (i.e., 1 μF or larger) within 100 mm to provide large, slow currents. This bulk capacitor can be shared with other analog parts.

4.5 Unused Operational Amplifiers

An unused operational amplifer in a quad package (MCP6494) should be configured as shown in Figure 4-6. These circuits prevent the output from toggling and causing crosstalk. Circuit A sets the operational amplifier at its minimum noise gain. The resistor divider produces any desired reference voltage within the output voltage range of the operational amplifier, and the operational amplifier buffers that reference voltage. Circuit B uses the minimum number of components and operates as a comparator, but it may draw more current.




FIGURE 4-6: Unused Op Amps.

4.6 PCB Surface Leakage

In applications where low-input bias current is critical, PCB surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low-humidity conditions, a typical resistance between nearby traces is $10^{12}\Omega$. A 5V difference would cause 5 pA of current to flow, which is greater than the MCP6491/2/4 family's bias current at +25°C (1 pA, typical).

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 4-7.




FIGURE 4-7: Example Guard Ring Layout for Inverting Gain.

- 1. Non-Inverting Gain and Unity-Gain Buffer:
 - a.Connect the non-inverting pin $(V_{\text{IN}}+)$ to the input with a wire that does not touch the PCB surface.
 - b.Connect the guard ring to the inverting input pin (V_{IN}–). This biases the guard ring to the Common mode input voltage.
- 2. Inverting Gain and Transimpedance Gain Amplifiers (convert current to voltage, such as photo detectors):
 - a.Connect the guard ring to the non-inverting input pin (V_{IN}^+) . This biases the guard ring to the same reference voltage as the operational amplifier (e.g., $V_{DD}/2$ or ground).
 - b.Connect the inverting pin (V_{IN}-) to the input with a wire that does not touch the PCB surface.

4.7 Application Circuits

4.7.1 PHOTO DETECTION

The MCP6491/2/4 operational amplifiers can be used to easily convert the signal from a sensor that produces an output current (such as a photo diode) into a voltage (a transimpedance amplifier). This is implemented with a single resistor (R_2) in the feedback loop of the amplifiers shown in Figure 4-8 and Figure 4-9. The optional capacitor (C_2) sometimes provides stability for these circuits.

A photodiode configured in the Photovoltaic mode has zero voltage potential placed across it (Figure 4-8). In this mode, the light sensitivity and linearity is maximized, making it best suited for precision applications. The key amplifier specifications for this application are: low-input bias current, Common mode input voltage range (including ground), and rail-to-rail output.




FIGURE 4-8: Photovoltaic Mode Detector.

In contrast, a photodiode that is configured in the Photoconductive mode has a reverse bias voltage across the photo-sensing element (Figure 4-9). This decreases the diode capacitance, which facilitates high-speed operation (e.g., high-speed digital communications). However, the reverse bias voltage also increased diode leakage current and caused linearity errors.




FIGURE 4-9: Photoconductive Mode Detector.

4.7.2 ACTIVE LOW PASS FILTER

The MCP6491/2/4 operational amplifiers' low-input bias current makes it possible for the designer to use larger resistors and smaller capacitors for active low-pass filter applications. However, as the resistance increases, the noise generated also increases. Parasitic capacitances and the large value resistors could also modify the frequency response. These trade-offs need to be considered when selecting circuit elements.

Usually, the operational amplifier bandwidth is 100x the filter cutoff frequency (or higher) for good performance. It is possible to have the operational amplifier bandwidth 10x higher than the cutoff frequency, thus having a design that is more sensitive to component tolerances.

Figure 4-10 and Figure 4-11 show low-pass, second-order, Butterworth filters with a cutoff frequency of 10 Hz. The filter in Figure 4-10 has a non-inverting gain of +1 V/V, and the filter in Figure 4-11 has an inverting gain of -1 V/V.




FIGURE 4-10: Second-Order, Low-Pass Butterworth Filter with Sallen-Key Topology.




FIGURE 4-11: Second-Order, Low-Pass Butterworth Filter with Multiple-Feedback Topology.

4.7.3 PH ELECTRODE AMPLIFIER

The MCP6491/2/4 operational amplifiers can be used for sensing applications where the sensor has high output impedance, such as a pH electrode sensor; its output impedance is in the range of 1 $M\Omega$ to $1G\Omega.$ The key operational amplifier specifications for these kinds of applications are low-input bias current and high-input impedance.

A typical sensing circuit is shown in Figure 4-12, it is implemented with a non-inverting amplifier which has a gain of $1+R_2/R_1$. The input voltage error due to input bias current is equal to I_B*R_{OUT} , which is amplified by $1+R_2/R_1$ at the output. To minimize the voltage error and get the V_{OUT} with better accuracy, the I_B must be small enough.




FIGURE 4-12: pH Electrode Amplifier.

M	P	64	9	1	12	14
I V I		9	•			_

NOTES:

5.0 DESIGN AIDS

Microchip Technology Inc. provides the basic design tools needed for the MCP6491/2/4 family of operational amplifiers.

5.1 SPICE Macro Model

The latest SPICE macro model for the MCP6491/2/4 operational amplifiers is available on the Microchip web site at www.microchip.com. The model was written and tested in PSpice, owned by Orcad (Cadence[®]). For other simulators, translation may be required.

The model covers a wide aspect of the operational amplifier's electrical specifications. Not only does the model cover voltage, current and resistance of the operational amplifier, but it also covers the temperature and noise effects on the behavior of the operational amplifier. The model has not been verified outside the specification range listed in the operational amplifier data sheet. The model behaviors under these conditions cannot be guaranteed to match the actual operational amplifier performance.

Moreover, the model is intended to be an initial design tool. Bench testing is a very important part of any design and cannot be replaced with simulations. Also, simulation results using this macro model need to be validated by comparing them to the data sheet specifications and characteristic curves.

5.2 FilterLab Software

Microchip's FilterLab software is an innovative software tool that simplifies analog active filter (using operational amplifiers) design. Available at no cost from the Microchip web site at www.microchip.com/filterlab, the FilterLab design tool provides full schematic diagrams of the filter circuit with component values. It also outputs the filter circuit in SPICE format, which can be used with the macro model to simulate actual filter performance.

5.3 Microchip Advanced Part Selector

MAPS is a software tool that helps semiconductor professionals efficiently identify Microchip devices that fit a particular design requirement. Available at no cost, MAPS is an overall selection tool for Microchip's product portfolio that includes analog, memory, MCUs and DSCs. Using this tool, you can define a filter to sort features for a parametric search of devices and export side-by-side technical comparison reports. Helpful links are also provided for data sheets, purchases and sampling of Microchip parts. The web site is available at www.microchip.com/maps.

5.4 Analog Demonstration and Evaluation Boards

Microchip offers a broad spectrum of Analog Demonstration and Evaluation Boards that are designed to help you achieve faster time to market. For a complete listing of these boards and their corresponding user's guides and technical information, visit the Microchip web site:

www.microchip.com/analogtools.

Some boards that are especially useful include:

- · MCP6XXX Amplifier Evaluation Board 1
- MCP6XXX Amplifier Evaluation Board 2
- MCP6XXX Amplifier Evaluation Board 3
- MCP6XXX Amplifier Evaluation Board 4
- · Active Filter Demo Board Kit
- 5/6-Pin SOT-23 Evaluation Board, part number VSUPEV2
- 8-Pin SOIC/MSOP/TSSOP/DIP Evaluation Board, part number SOIC8EV

5.5 Application Notes

The following Microchip analog design note and application notes are available on the Microchip web site at www.microchip.com/appnotes, and are recommended as supplemental reference resources.

- ADN003: "Select the Right Operational Amplifier for your Filtering Circuits", DS21821
- AN722: "Operational Amplifier Topologies and DC Specifications", DS00722
- AN723: "Operational Amplifier AC Specifications and Applications", DS00723
- AN884: "Driving Capacitive Loads With Operational Amplifiers", DS00884
- AN990: "Analog Sensor Conditioning Circuits An Overview", DS00990
- AN1177: "Operational Amplifier Precision Design: DC Errors", DS01177
- AN1228: "Operational Amplifier Precision Design: Random Noise", DS01228
- AN1297: "Microchip's Operational Amplifier SPICE Macro Models" DS01297
- AN1332: "Current Sensing Circuit Concepts and Fundamentals" DS01332
- AN1494: "Using MCP6491 Operational Amplifiers for Photodetection Applications" DS01494

These application notes and others are listed in:


"Signal Chain Design Guide", DS21825

M	P	34	9	1	12	1
IVI		JT	•			_

NOTES:

6.0 PACKAGING INFORMATION

6.1 Package Marking Information






5-Lead SC-70 (MCP6491 only)



8-Lead MSOP (3x3 mm) (MCP6492 only)



8-Lead SOIC (3.90 mm) (MCP6492 only)



Example



Example



Example



Example



Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NN Alphanumeric traceability code NNN Alphanumeric traceability code

e3 Pb-free JEDEC designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.


8-Lead TDFN (2x3x0.75 mm) (MCP6492 only)




14-Lead SOIC (3.90 mm) (MCP6494 only)




14-Lead TSSOP (4.4 mm) (MCP6494 only)







Example



Example



Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NN Alphanumeric traceability code NNN Alphanumeric traceability code

e3 Pb-free JEDEC designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (e3)


can be found on the outer packaging for this package.


Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

6.2 Package Drawings

5-Lead Plastic Small Outline Transistor (LTY) [SC70]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-061-LTY Rev E Sheet 1 of 2

5-Lead Plastic Small Outline Transistor (LTY) [SC70]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	Limits	MIN	NOM	MAX		
Number of Pins	N		5			
Pitch	е		0.65 BSC			
Overall Height	Α	0.80 - 1.10				
Standoff	A1	0.00 - 0.10				
Molded Package Thickness	A2	0.80	-	1.00		
Overall Length	D	2.00 BSC				
Overall Width	Е	2.10 BSC				
Molded Package Width	E1	1.25 BSC				
Terminal Width	b	0.15 - 0.40				
Terminal Length	L	0.10 0.20 0.46				
Lead Thickness	С	0.08	-	0.26		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing $\,$ C04-061-LTY Rev E Sheet 2 of 2 $\,$

5-Lead Plastic Small Outline Transistor (LTY) [SC70]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			
Dimension	n Limits	MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	С		2.20	
Contact Pad Width	X			0.45
Contact Pad Length	Υ			0.95
Distance Between Pads	G	1.25		
Distance Between Pads	Gx	0.20		


Notes:


Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2061-LTY Rev E

5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-091-OT Rev H Sheet 1 of 2

5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	5		
Pitch	е	0.95 BSC		
Outside lead pitch	e1	1.90 BSC		
Overall Height	Α	0.90	-	1.45
Molded Package Thickness	A2	0.89	-	1.30
Standoff	A1		-	0.15
Overall Width	Е	2.80 BSC		
Molded Package Width	E1	1.60 BSC		
Overall Length	D	2.90 BSC		
Foot Length	L	0.30	-	0.60
Footprint	L1	0.60 REF		
Foot Angle	θ	0°	-	10°
Lead Thickness	С	0.08	-	0.26
Lead Width	b	0.20	-	0.51

Notes:

- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-091-OT Rev H Sheet 2 of 2

5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	s MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E	0.95 BSC		
Contact Pad Spacing	С		2.80	
Contact Pad Width (X5)	Х			0.60
Contact Pad Length (X5)	Υ			1.10
Distance Between Pads	G	1.70		
Distance Between Pads	GX	0.35		
Overall Width	Z			3.90

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091-OT Rev H

8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111-MS Rev F Sheet 1 of 2

8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units MILLIMETERS			S
	Dimension Limits	MIN	NOM	MAX
Number of Terminals	N	8		
Pitch	е	0.65 BSC		
Overall Height	А	_	_	1.10
Standoff	A1	0.00	_	0.15
Molded Package Thickness	A2	0.75	0.85	0.95
Overall Length	D	3.00 BSC		
Overall Width	E	4.90 BSC		
Molded Package Width	E1	3.00 BSC		
Terminal Width	b	0.22	_	0.40
Terminal Thickness	С	0.08	_	0.23
Terminal Length	L	0.40	0.60	0.80
Footprint	L1	0.95 REF		
Lead Bend Radius	R	0.07	_	_
Lead Bend Radius	R1	0.07	_	_
Foot Angle	θ	0°	_	8°
Mold Draft Angle	θ1	5°	_	15°

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111-MS Rev F Sheet 2 of 2

8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	С		4.40	
Contact Pad Width (X8)	Х			0.45
Contact Pad Length (X8)	Υ			1.45
Contact Pad to Contact Pad (X4)	G1	2.95		
Contact Pad to Contact Pad (X6)	GX	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2111-MS Rev F

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057-SN Rev K Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	Α	ı	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	E		6.00 BSC		
Molded Package Width	E1		3.90 BSC		
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.04 REF		
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Lead Bend Radius	R	0.07 – –			
Lead Bend Radius	R1	0.07 – –			
Foot Angle	θ	0°	_	8°	
Mold Draft Angle	θ1	5° – 15°			
Lead Angle	θ2	0°	_	_	

Notes:

Note:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev K Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	Dimension Limits			MAX
Contact Pitch	Е	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

 ${\tt BSC: Basic\ Dimension.}\ Theoretically\ exact\ value\ shown\ without\ tolerances.$

Microchip Technology Drawing C04-2057-SN Rev K

8-Lead Plastic Dual Flat, No Lead Package (MNY) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-129-MNY Rev E Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MNY) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	Ν		8		
Pitch	е		0.50 BSC		
Overall Height	Α	0.70	0.75	0.80	
Standoff	A1	0.00 0.02 0.05			
Contact Thickness	A3	0.20 REF			
Overall Length	D	2.00 BSC			
Overall Width	Е		3.00 BSC		
Exposed Pad Length	D2	1.35	1.40	1.45	
Exposed Pad Width	E2	1.25	1.30	1.35	
Contact Width	b	0.20 0.25 0.30			
Contact Length	Ĺ	0.25 0.30 0.45			
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-129-MNY Rev E Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MNY) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimensior	MIN	NOM	MAX	
Contact Pitch	Е	0.50 BSC		
Optional Center Pad Width	X2			1.60
Optional Center Pad Length	Y2			1.50
Contact Pad Spacing	С		2.90	
Contact Pad Width (X8)	X1			0.25
Contact Pad Length (X8)	Y1			0.85
Thermal Via Diameter	V		0.30	·
Thermal Via Pitch	EV		1.00	


Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing No. C04-129-MNY Rev. B

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-065-SL Rev D Sheet 1 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Number of Pins	N		14		
Pitch	е		1.27 BSC		
Overall Height	Α	1	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	E		6.00 BSC		
Molded Package Width	E1		3.90 BSC		
Overall Length	D		8.65 BSC		
Chamfer (Optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.04 REF		
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.10 - 0.25			
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5° - 15°			
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

Note:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065-SL Rev D Sheet 2 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	Dimension Limits			MAX
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X14)	Х			0.60
Contact Pad Length (X14)	Υ			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065-SL Rev D

14-Lead Plastic Thin Shrink Small Outline Package [ST] - 4.4 mm Body [TSSOP]

Note:


For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-087-ST Rev F Sheet 1 of 2

14-Lead Plastic Thin Shrink Small Outline Package [ST] - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dir	mension Limits	MIN	NOM	MAX
Number of Terminals	N		14	
Pitch	е		0.65 BSC	
Overall Height	А	-	_	1.20
Standoff	A1	0.05	_	0.15
Molded Package Thickness	A2	0.80	1.00	1.05
Overall Length	D	4.90	5.00	5.10
Overall Width	E	6.40 BSC		
Molded Package Width	E1	4.30	4.40	4.50
Terminal Width	b	0.19	_	0.30
Terminal Thickness	С	0.09	_	0.20
Terminal Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Lead Bend Radius	R1	0.09	_	_
Lead Bend Radius	R2	0.09	_	_
Foot Angle	θ1	0°	_	8°
Mold Draft Angle	θ2	_	12° REF	_
Mold Draft Angle	θ3	_	12° REF	_

Notes:


- Pin 1 visual index feature may vary, but must be located within the hatched area.
 Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-087-ST Rev F Sheet 2 of 2

14-Lead Plastic Thin Shrink Small Outline Package [ST] – 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	Е	0.65 BSC			
Contact Pad Spacing	С		5.90		
Contact Pad Width (X14)	Х			0.45	
Contact Pad Length (X14)	Υ			1.45	
Contact Pad to Contact Pad (X12)	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2087-ST Rev F

M	P	64	9	1	12	14
I V I		9	•			_

NOTES:

APPENDIX A: REVISION HISTORY

Revision D (December 2023)

The following is the list of modifications:

- 1. Updated the Applications section.
- 2. Updated Product Identification System.
- 3. Added Product Identification System (Automotive)
- 4. Updated Packaging Information section.

Revision C (June 2013)

The following is the list of modifications:

- Added new devices to the family (MCP6492 and MCP6494) and related information throughout the document.
- Updated thermal package resistance information in Table 1-3.
- Added Figure 2-35 in Section 2.0, Typical Performance Curves.
- 4. Updated Section 3.0, Pin Descriptions.
- 5. Added new Section 4.5, Unused Operational Amplifiers.
- 6. Updated the list of reference documents in Section 5.5, Application Notes.
- Added package markings and drawings for the MCP6492 and MCP6494 devices.
- 8. Updated Product Identification System.

Revision B (October 2012)

The following is the list of modifications:

- Updated the maximum low input offset voltage value in the Features section.
- Updated the minimum and maximum input offset voltage in Table 1-1 "DC Electrical Specifications".

Revision A (September 2012)

· Original Release of this Document.

M	C	P	64	Q	1	12	Δ
IVI			UT		- 1 /		_

NC)TE	S:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] ⁽¹⁾	<u>-X</u>	/XX	XXX ⁽²⁾	Exa	mples:	
	pe and Reel	Temperature Range	Package	Class	a) b)	MCP6491T-E/LT	Extended Temperature, 5-lead SC70 package
Device:	MCP6491T: MCP6492: MCP6492T: MCP6494: MCP6494T:	Single Operation (Tape and Reel) Dual Operational Dual Operational (Tape and Reel) Quad Operationa (SOIC, TSSOP) Quad Operationa (Tape and Reel)	(SC70, SOT-23) I Amplifier (SOIC Amplifier (SOIC, MSOP, 2) al Amplifier al Amplifier	x3 TDFN)	c) d) e)	MCP6492-E/MS MCP6492T-E/M MCP6492-E/SN	5-lead SOT-23 package Extended Temperature, 8-lead MSOP package S: Tape and Reel, Extended Temperature, 8-lead MSOP package Extended Temperature, 8-lead SOIC package
Temperature Range	E = -40°C	to +125°C (Extende	ed)		f) g)	MCP6492T-E/SI MCP6492T-E/M	Extended Temperature, 8-lead SOIC package
Package:	OT = Pla MNY* = Pla 2x3 SN = Pla MS = Pla SL = Pla ST = Thi * Y = Nick Onl	stic Small Outline I stic Small Outline I stic Dual Flat, No L mm stic Small Outline, stic Micro Small Ou stic Small Outline, n Shrink Small Out kel palladium gold n y available on the I	Fransistor, 5-lead lead package, 8- 8-lead, 3.9 mm utline, 8-lead, 3x: 14-lead, 3.9 mm line, 14-lead, 4.4 manufacturing de	I mm	h) i) j)	MCP6494-E/SL: MCP6494T-E/SI MCP6494-E/ST:	Extended Temperature, 8-lead 2x3 TDFN package Extended Temperature, 14-lead SOIC package Tape and Reel, Extended Temperature, 14-lead SOIC package
Class:		n-automotive tomotive			k)	part nur ordering package for pack option. 2: Automo	

PRODUCT IDENTIFICATION SYSTEM (AUTOMOTIVE)

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Device Tape and Reel Temperature Range Class Device		-			2004(2)	Ex	ample	s:		
Device: Tape and Reel Temperature Range Device:	PART NO.	[X] ⁽¹⁾	-X	<u>/XX</u>	<u>XXX⁽²⁾</u>		•		1T-E/LTYVAO:	
Device: MCP6491T: Single Operational Amplifier (Tape and Reel) (SC70, SOT-23) MCP6492: Dual Operational Amplifier (Tape and Reel) (SOIC, MSOP) MCP6492T: Dual Operational Amplifier (Tape and Reel) (SOIC, MSOP, 2x3 TDFN) MCP6494: Quad Operational Amplifier (SOIC, TSSOP) MCP6494T: Quad Operational Amplifier (Tape and Reel) (SOIC, MSOP, 2x3 TDFN) MCP6494T: Quad Operational Amplifier (Tape and Reel) (SOIC, TSSOP) MCP6494T: Quad Operational Amplifier (Tape and Reel) (SOIC, TSSOP) MCP6494T: Quad Operational Amplifier (Tape and Reel) (SOIC, TSSOP) MCP6492T-E/MSVAO: Table 1	Device	 Tape and Reel	•	Package	Class					Extended Temperature, 5-lead SC70 package, Automotive
MCP6492T: Dual Operational Amplifier (Tape and Reel) (SOIC, MSOP, 2x3 TDFN) MCP6494: Quad Operational Amplifier (SOIC, TSSOP) MCP6494T: Quad Operational Amplifier (Tape and Reel) (SOIC, TSSOP) MCP6494T: Quad Operational Amplifier (Tape and Reel) (SOIC, TSSOP) Temperature Range: E = -40°C to +125°C (Extended) Package: LTY = Plastic Small Outline Transistor, 5-lead OT = Plastic Small Outline Transistor, 5-lead MNY* = Plastic Dual Flat, No Lead package, 8-lead, 2x3 mm SN = Plastic Small Outline, 8-lead, 3.9 mm SS = Plastic Small Outline, 14-lead, 3.9 mm SS = Plastic Small Outline, 14-lead, 3.9 mm ST = Thin Shrink Small Outline, 14-lead, 4.4 mm *Y = Nickel palladium gold manufacturing designator. Only available on the TDFN package. Class: Blank = Non-automotive VAO = Automotive Note 1: Tape and Reel iden part number description and provide part number description and provide part number description.	Device:		Single Operation (Tape and Reel)	(SC70, SOT-23)		b)	МС	P649	1T-E/OTVAO:	Tape and Reel, Extended Temperature, 5-lead SOT-23 package, Automotive
(SOIC, TSSOP) MCP6494T: Quad Operational Amplifier (Tape and Reel) (SOIC, TSSOP) Temperature Range: E = -40°C to +125°C (Extended) Package: LTY = Plastic Small Outline Transistor, 5-lead OT = Plastic Small Outline Transistor, 5-lead MNY* = Plastic Dual Flat, No Lead package, 8-lead, 2x3 mm SN = Plastic Small Outline, 8-lead, 3.9 mm MS = Plastic Small Outline, 8-lead, 3.9 mm ST = Thin Shrink Small Outline, 14-lead, 4.4 mm *Y = Nickel palladium gold manufacturing designator. Only available on the TDFN package. Class: Blank = Non-automotive VAO = Automotive Note 1: Tape and Reel iden part number descriptions.		MCP6492T:	Dual Operational (Tape and Reel) (Amplifier SOIC, MSOP, 2x		c)	МС	P6492	2-E/MSVAO:	Extended Temperature, 8-lead MSOP package, Automotive
Temperature Range: E = -40°C to +125°C (Extended) Package: LTY = Plastic Small Outline Transistor, 5-lead OT = Plastic Small Outline Transistor, 5-lead MNY* = Plastic Dual Flat, No Lead package, 8-lead, 2x3 mm SN = Plastic Small Outline, 8-lead, 3.9 mm MS = Plastic Small Outline, 8-lead, 3.9 mm ST = Thin Shrink Small Outline, 14-lead, 3.9 mm ST = Thin Shrink Small Outline, 14-lead, 4.4 mm * Y = Nickel palladium gold manufacturing designator. Only available on the TDFN package. Class: Blank = Non-automotive VAO = Automotive Note 1: Tape and Reel iden part number descript manufacturing designation. Note 1: Tape and Reel iden part number descript manufacturing designation. Note 1: Tape and Reel iden part number descript manufacturing descript.			(SOIC, TSSOP) Quad Operationa	l Amplifier		d)	MC	P6492	2T-E/MSVAO:	Tape and Reel, Extended Temperature, 8-lead MSOP package, Automotive
Package: LTY = Plastic Small Outline Transistor, 5-lead OT = Plastic Small Outline Transistor, 5-lead MNY* = Plastic Dual Flat, No Lead package, 8-lead, 2x3 mm SN = Plastic Small Outline, 8-lead, 3.9 mm MS = Plastic Small Outline, 14-lead, 3.9 mm ST = Thin Shrink Small Outline, 14-lead, 4.4 mm * Y = Nickel palladium gold manufacturing designator. Only available on the TDFN package. Class: Blank = Non-automotive VAO = Automotive * MCP6494T-E/SLVAO: Tile A MCP6494T-E/STVAO: File MCP6	Temperature Rar	nge: E = -40°C1	to +125°C (Extende	ed)		e)	MC	P6492	2-E/SNVAO:	Extended Temperature, 8-lead SOIC package, Automotive
2x3 mm SN = Plastic Small Outline, 8-lead, 3.9 mm MS = Plastic Micro Small Outline, 8-lead, 3x3 mm SL = Plastic Small Outline, 14-lead, 3.9 mm ST = Thin Shrink Small Outline, 14-lead, 4.4 mm * Y = Nickel palladium gold manufacturing designator. Only available on the TDFN package. Class: Blank = Non-automotive VAO = Automotive MCP6494T-E/SLVAO: Take	Package:	OT = Plas	OT = Plastic Small Outline Transistor, 5-lead				MC	:P6492	2T-E/SNVAO:	Tape and Reel, Extended Temperature, 8-lead SOIC package, Automotive
* Y = Nickel palladium gold manufacturing designator. Only available on the TDFN package. Class: Blank = Non-automotive VAO = Automotive j) MCP6494T-E/SLVAO: It A j) MCP6494T-E/STVAO: E ii MCP6494T-E/STVAO: E ii MCP6494T-E/STVAO: It A k) MCP6494T-E/STVAO: It A Note 1: Tape and Reel iden part number descrip		2x3 SN = Plas MS = Plas SL = Plas	2x3 mm Plastic Small Outline, 8-lead, 3.9 mm Plastic Micro Small Outline, 8-lead, 3.9 mm Plastic Small Outline, 14-lead, 3.9 mm							Tape and Reel, Extended Temperature, 8-lead 2x3 TDFN package, Automotive Extended Temperature,
Class: Blank = Non-automotive VAO = Automotive j) MCP6494-E/STVAO: E 1. A k) MCP6494T-E/STVAO: TE E 1. A Note 1: Tape and Reel iden part number descrip		*Y = Nick	el palladium gold m	nanufacturing de		i)	MC	:P6494	4T-F/SLVAO:	14-lead SOIC package, Automotive Tape and Reel,
j) MCP6494-E/STVAO: E 1. A k) MCP6494T-E/STVAO: Ti E 1. A Note 1: Tape and Reel iden part number descrip	Class:					'	0	. 010	11 2/024/10.	Extended Temperature, 14-lead SOIC package, Automotive
k) MCP6494T-E/STVAO: Ta E 1. A Note 1: Tape and Reel iden part number descrip						j)	МС	P6494	4-E/STVAO:	Extended Temperature, 14-lead TSSOP package, Automotive
part number descri						k)	MC	P6494	4T-E/STVAO:	Tape and Reel, Extended Temperature, 14-lead TSSOP package, Automotive
package. Check with package availability 2: Automotive parts (I							part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.			

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPlC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink. maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-3591-8

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support: http://www.micro-chip.com/support

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820