

### Features

- $\mu$ POL™ package with output inductor included
- Small size: **5.8mm x 4.9mm x 1.6mm**
- Continuous 12A load capability
- Plug and play: no external compensation required
- Programmable operation using I<sup>2</sup>C and PMBus™
- Wide input voltage range: 4.5–16V
- Adjustable output voltage: 0.6–1.8V
- Enabled input, programmable under-voltage lock-out (UVLO) circuit
- Open-drain power-good indicator
- Built-in protection features
- Operating temperature from -40°C to +125°C
- Lead-free and halogen-free
- Compliant with EU REACH and RoHS

### Applications



- Telecom, wireless and 5G applications
- Networking and datacenter applications
- Storage applications
- Industrial applications
- Distributed point-of-load power architectures
- Computing peripheral voltage regulation
- General DC-DC conversion

### Description

The FS1412 is an easy-to-use, fully integrated and highly efficient micro-point-of-load ( $\mu$ POL™) voltage regulator. The on-chip pulse-width modulation (PWM) controller and integrated MOSFETs, plus incorporated inductor and capacitors, result in an extremely compact and accurate regulator. The low-profile package is suitable for automated assembly using standard surface-mount equipment.

Developed by a cross-functional engineering team, the design exemplifies best practice and uses class-leading technologies. From early in the integrated circuit design phase, designers worked with application and packaging engineers to select compatible technologies and implement them in ways that reduce compromise. The ability to program aspects of the FS1412's operation using the I<sup>2</sup>C and PMBus™ protocols is unique in this class of product. Developing and optimizing all these elements together has yielded the smallest, most efficient and fully featured 12A  $\mu$ POL™ currently available.

The built-in protection features include soft-start protection, over-voltage protection, thermally compensated over-current protection with hiccup mode, thermal shut-down with auto-recovery.



## Pin configuration




Figure 1 Pin layout (top view)




Figure 2 Pin layout (bottom view)

## Pin functions

Pin Number	Name	Description
1	SW2	<b>Test pin</b>
2	V <sub>IN</sub>	<b>Input voltage.</b> Input for the internal LDO regulator.
3	En	<b>Enable.</b> Switches the FS1412 on and off. Can be used with two external resistors to set an external UVLO (Figure 5).
4	PV <sub>CC</sub>	<b>Input supply</b> for the drivers. Connect to V <sub>CC</sub> on the application board.
5	V <sub>CC</sub>	<b>Supply voltage.</b> May be an input bias for an external V <sub>CC</sub> voltage or the output of the internal LDO regulator.
6	V <sub>FB</sub>	<b>Feedback voltage</b> to the device. Connect to V <sub>OUT</sub> on the application board using an external resistor divider to set desired output voltage.
7,22	AGnd	<b>Signal ground.</b> Serves as the ground for the internal reference and control circuitry. Connect pins to the PGnd plane through vias.
8	V <sub>OUT</sub>	<b>Regulator output voltage.</b> Place output capacitors and a 100 $\Omega$ resistor between V <sub>OUT</sub> and PGnd.
9	PG	<b>Power Good status.</b> Open drain of an internal MOSFET. Pull up to V <sub>CC</sub> – Pin 5 or an external bias voltage with a 49.9k $\Omega$ resistor.
10	ADDR	<b>Address.</b> Connect to AGnd through a resistor to program FS1412 address.
11	SYNC	<b>Synchronize</b> device with external clock. Connect to AGnd if unused.
12	SDA	<b>I2C/PMBus™ Serial Input/Output line.</b> Pull up to bus voltage with 4.99k $\Omega$ resistor. Connect to AGnd if unused.
13	SCL	<b>I2C/PMBus™ Clock line.</b> Pull up to bus voltage with 4.99k $\Omega$ resistor. Connect to AGnd if unused.
14	ALERT	SMBAlert# line. Pull up to bus voltage with 4.99k $\Omega$ resistor.
15	SW1	An optional external capacitor may be connected between SW1 and Cb.
16,20,21	PGnd	<b>Power Ground.</b> Serves as a separate ground for the MOSFETs. Connect to the power ground plane in the application.
17	Cb	An optional external capacitor may be connected between Cb and SW1.
18,19	PV <sub>IN</sub>	<b>Power input voltage.</b> Input for the MOSFETs.

### Block diagram




Figure 3 FS1412  $\mu$ POL™

### Typical application




Figure 4 Applications circuit for using an external resistor to set the output voltage

## Absolute maximum ratings

**Warning:** Stresses beyond those shown may cause permanent damage to the FS1412.

**Note:** Functional operation of the FS1412 is not implied under these or any other conditions beyond those stated in the FS1412 specification.

Reference	Range
PV <sub>IN</sub> , V <sub>IN</sub> , En to PGnd, Cb to SW1	-0.3V to 18V
V <sub>CC</sub> to PGnd (Note 1)	-0.3V to 6V
SW1, SW2	-0.3V to 15V
Fb, Sync, Addr, SCL, SDA, SALERT to AGnd (Note1)	-0.3V to V <sub>CC</sub>
PG to AGnd (Note 1)	-0.3V to V <sub>CC</sub>
PGnd to AGnd	-0.3V to +0.3V
ESD Classification (HBM JESD22-A114)	Class 1C
Moisture Sensitivity Level	MSL 3 (per JEDEC J-STD-020D)

Thermal Information	Range
Junction-to-Ambient Thermal Resistance $\Theta_{JA}$	20.5°C/W
Junction to PCB Thermal Resistance $\Theta_{J-PCB}$	5.5°C/W
Storage Temperature Range	-55°C to 150°C
Junction Temperature Range	-40°C to 150°C
<b>Note:</b>	$\Theta_{JA}$ : FS1412 evaluation board and JEDEC specifications JESD 51-2A $\Theta_{J-c}$ (bottom) : JEDEC specification JESD 51-8

## Order information

### Package details

The FS1412 uses a  $\mu$ POL™ 5.8mm x 4.9mm package delivered in tape-and-reel format, with either 250 or 3900 devices on a reel.

Part Number	V <sub>OUT</sub>	Quantity per Reel	Package Description	Package Code
FS1412-0600-AS	0.60	250	22-pin LGA SiP (5.8mm x 4.9mm)	P24
FS1412-0600-AL	0.60	3900	22-pin LGA SiP (5.8mm x 4.9mm)	P24

For more information on the tape-and-reel specification, go to:

<https://product.tdk.com/en/products/power/switching-power/micro-pol/designtool.html>

## Recommended operating conditions

Definition	Symbol	Min	Max	Units
Input Voltage Range with External $V_{CC}$ (Note 3, Note 5)	$PV_{IN}$	$6 \cdot V_{OUT}$	16	V
Input Voltage Range with Internal LDO (Note 4, Note 5)	$PV_{IN}$	$6 \cdot V_{OUT}$	16	
Bias Input Voltage Range (Note 4)	$V_{IN}$	4.5	16	
Supply Voltage Range (Note 2)	$V_{CC}$	4.5	5.5	
Output Voltage Range	$V_{OUT}$	0.6	1.8	
Continuous Output Current Range	$I_O$	0	12	A
Operating Junction Temperature	$T_J$	-40	125	°C

## Electrical characteristics

ELECTRICAL CHARACTERISTICS						
Unless otherwise stated, these specifications apply over: $6 \cdot V_{OUT} < PV_{IN} < 16V$ , $4.5V < V_{IN} < 16V$ , $0^\circ C < T < 125^\circ C$						
Typical values are specified at $T_A = 25^\circ C$						
Parameter	Symbol	Conditions	Min	Typ	Max	Unit
<b>Supply Current</b>						
$V_{IN}$ Supply Current (Standby)	$I_{IN(Standby)}$	Enable low		7	8	mA
$V_{IN}$ Supply Current (Dynamic)	$I_{IN(DYN)}$	En high, $V_{IN} = 12V$ , $F_{SW} = 470kHz$		16	18	
<b>Soft-Start</b>						
Soft-Start Rate	$SS_{RATE}$	Default (Note 7), $V_{OUT} = 0.6V$ , $T_{ON\_RISE} = 2ms$	0.17	0.28	0.37	V/ms
<b>Output Voltage</b>						
Output Voltage Range	$V_{OUT}$ (default)			0.6		V
	range		0.6		1.8	V
	Resolution			5		mV
Accuracy		$T_J = 25^\circ C$ , $V_{OUT} = 0.6V$		$\pm 0.75$		%
		$-40^\circ C < T_J < 125^\circ C$ (Note 6)	-1		+1	
<b>On-Time Timer Control</b>						
On Time	$T_{ON}$	$V_{IN} = 12V$ , $V_{OUT} = 0.6V$ , $F_{SW} = 470kHz$	185	211	235	ns
Minimum On-Time	$T_{ON(MIN)}$	(Note 7)		50		
<b>Internal Low Drop-Out (LDO) Regulator</b>						
LDO Regulator Output Voltage	$V_{CC}$	$5.5V \leq V_{IN} \leq 16V$ , $0 - 40mA$	4.89	5.2	5.4	V
		$4.5V \leq V_{IN} < 5.5V$ , $0 - 40mA$	4.19	4.26		
Load Regulation	$V_{LD}$	$0 - 40mA$			0.19	
<b>Thermal Shut-Down</b>						
Thermal Shut-Down	Default	(Note 7)		145		°C
Hysteresis		(Note 7)		25		

ELECTRICAL CHARACTERISTICS						
Unless otherwise stated, these specifications apply over: $6 \cdot V_{OUT} < PV_{IN} < 16V$ , $4.5V < V_{IN} < 16V$ , $0^\circ C < T < 125^\circ C$						
Typical values are specified at $T_A = 25^\circ C$						
Parameter	Symbol	Conditions	Min	Typ	Max	Unit
<b>Under-Voltage Lock-Out</b>						
V <sub>CC</sub> Start Threshold	V <sub>CC_UVLO(START)</sub>	V <sub>CC</sub> Rising Trip Level	4.0	4.2	4.4	V
V <sub>CC</sub> Stop Threshold	V <sub>CC_UVLO(STOP)</sub>	V <sub>CC</sub> Falling Trip Level	3.6	3.8	4.1	
Enable Threshold	En(HIGH)	Ramping Up	1.05	1.20	1.34	
	En(LOW)	Ramping Down	0.92	1.00	1.11	
Input Impedance	R <sub>EN</sub>		500	1000	150 0	k $\Omega$
<b>Current Limit</b>						
Current Limit Threshold	I <sub>OC</sub> (default)	T <sub>J</sub> = 25°C	14.5	16	17.5	A
	I <sub>OC</sub> (range)		10		16	
Hiccup Blanking Time	T <sub>BLK(HICCUP)</sub>			20		ms
<b>Over-Voltage Protection</b>						
Output Over-Voltage Protection Threshold	V <sub>OVP</sub> (default)	OVP Detect (Note 7)	115	120	125	Fb%
	V <sub>OVP</sub> (range)		105		120	
	V <sub>OVP</sub> (resolution)			5		
Output Over-voltage Protection Delay	T <sub>OVPDEL</sub>			5		$\mu$ s
<b>Power Good (PG)</b>						
Power Good Upper Threshold	V <sub>PG(UPPER)</sub> (default)	V <sub>OUT</sub> Rising	85	90	95	Fb%
Power Good Hysteresis	V <sub>PG(LOWER)</sub>	V <sub>OUT</sub> Falling		7		
Power Good Sink Current	I <sub>PG</sub>	PG = 0.5V, En = 2V		9		mA
<b>Telemetry</b>						
Input voltage reporting accuracy	PV <sub>IN_report_err</sub>	PV <sub>IN</sub> =12V, -40°C < T <sub>J</sub> < 125°C	-2		2	%
		5V < PV <sub>IN</sub> < 16V, -40°C < T <sub>J</sub> < 125°C	-5		5	
Output voltage reporting accuracy	V <sub>OUT_report_err</sub>	V <sub>OUT</sub> = V <sub>FB</sub> = 0.6V, -40°C < T <sub>J</sub> < 125°C	-18		18	mV
Temperature reporting accuracy	T_report_err	-40°C < T <sub>J</sub> < 125°C (Note 7)	-20		20	°C

ELECTRICAL CHARACTERISTICS							
Unless otherwise stated, these specifications apply over: $6 \cdot V_{OUT} < PV_{IN} = V_{IN} < 16V$ , $0^\circ C < T < 125^\circ C$							
Typical values are specified at $T_A = 25^\circ C$							
Parameter	Symbol	Conditions	Fast-mode		Fast-mode Plus		Unit
<b>I<sup>2</sup>C parameters</b>		<b>(Note 7 for all parameters)</b>	Min	Max	Min	Max	
I <sup>2</sup> C bus voltage	V <sub>BUS</sub>		1.8	5.5	1.8	5.5	V
LOW-level input voltage	V <sub>IL</sub>		-0.5	0.3V <sub>BUS</sub>	-0.5	0.3V <sub>BUS</sub>	
HIGH-level input voltage	V <sub>IH</sub>		0.7V <sub>BUS</sub>		0.7V <sub>BUS</sub>		
Hysteresis	V <sub>HYS</sub>		0.05V <sub>BUS</sub>		0.05V <sub>BUS</sub>		
LOW-level output voltage 1	V <sub>OL1</sub>	(open-drain or open-collector) at 3mA sink current; V <sub>DD</sub> > 2 V,	0	0.4	0	0.4	V

ELECTRICAL CHARACTERISTICS							
Unless otherwise stated, these specifications apply over: $6 \cdot V_{OUT} < PV_{IN} = V_{IN} < 16V$ , $0^{\circ}C < T < 125^{\circ}C$							
Typical values are specified at $T_A = 25^{\circ}C$							
Parameter	Symbol	Conditions	Fast-mode		Fast-mode Plus		Unit
			Min	Max	Min	Max	
<b>I<sup>2</sup>C parameters</b>		<b>(Note 7 for all parameters)</b>					
LOW-level output voltage 2	$V_{OL2}$	(open-drain or open-collector) at 2mA sink current; $V_{DD} \leq 2V$ ,	0	$0.2V_{BUS}$	0	$0.2V_{BUS}$	
LOW-level output current	$I_{OL}$	$V_{OL} = 0.4V$ ,	3	-	3	-	mA
		$V_{OL} = 0.6V$	6	-	6	-	
Output fall time	$T_{OF}$	From $V_{IHmin}$ to $V_{ILmax}$	$20 \times (V_{BUS}/5.5V)$	250	$20 \times (V_{BUS}/5.5V)$	125	ns
Pulse width of spikes that must be suppressed by the input filter	$T_{SP}$		0	50	0	50	
Input current each I/O pin	$I_i$		-10	10	-10	10	$\mu A$
Capacitance for each I/O pin	$C_i$		-	10	-	10	pF
SCL clock frequency	$F_{SCL}$		0	400	0	1000	kHz
Hold time (repeated) START condition	$T_{HD;STA}$	After this time, the first clock pulse is generated	0.6	-	0.26	-	$\mu s$
LOW period of the SCL clock	$T_{LOW}$		1.3	-	0.5	-	
HIGH period of the SCL clock	$T_{HIGH}$		0.6	-	0.26	-	
Set-up time for a repeated START condition	$T_{SU;STA}$		0.6	-	0.26	-	
Data hold time	$T_{HD;DAT}$	I <sup>2</sup> C-bus devices	0	-	0	-	ns
Data set-up time	$T_{SU;DAT}$		100	-	50	-	
Rise time of SDA and SCL signals	$T_R$		20	300	-	120	ns
Fall time of SDA and SCL signals	$T_F$		$20 \times (V_{DD}/5.5V)$	300	$20 \times (V_{DD}/5.5V)$	120	
Set-up time for STOP condition	$T_{SU;STO}$		0.6	-	0.26	-	$\mu s$
Bus free time between a STOP and START condition	$T_{BUF}$		1.3	-	0.5	-	
Capacitive load for each bus line	$C_{BUS}$		-	400	-	550	pF
Data valid time	$T_{VD;DAT}$		-	0.9	-	0.45	$\mu s$
Data valid acknowledge time	$T_{VD;ACK}$		-	0.9	-	0.45	
Noise margin at the LOW level	$V_{NL}$	For each connected device, including hysteresis	$0.1V_{DD}$	-	$0.1V_{DD}$	-	V
Noise margin at the HIGH level	$V_{NH}$		$0.2V_{DD}$	-	$0.2V_{DD}$	-	
SDA timeout	$T_{TO}$		200		200		$\mu s$

For supported PMBus™ commands, see page 37.




**Notes**


- 1 PGnd pin and AGnd pin are connected together
- 2 Must not exceed 6V
- 3  $V_{IN}$  is connected to  $V_{CC}$  to bypass the internal Low Drop-Out (LDO) regulator
- 4  $V_{IN}$  is connected to  $PV_{IN}$  (for single-rail applications with  $PV_{IN}=V_{IN}=4.5V-16V$ )
- 5 Maximum switch node voltage should not exceed 15V
- 6 Hot and cold temperature performance is assured by correlation using statistical quality control, but not tested in production; performance at 25°C is tested and guaranteed in production environment
- 7 Guaranteed by design but not tested in production

## Temperature characteristics


Output Voltage: 0.6V




Output Voltage: 0.8V




Output Voltage: 1.0V




Output Voltage: 1.2V




Output Voltage: 1.5V




Output Voltage: 1.8V




Enable Start Threshold




Enable Stop Threshold




V<sub>CC</sub> Start Threshold




V<sub>CC</sub> Stop Threshold




On Time




Off Time



Soft-Start Rate




V<sub>IN</sub> Supply Current (Dynamic)



## Efficiency characteristics


### Typical efficiency


$P_{VIN} = 12V, V_{OUT} = 1V, I_o = 0-12A$ , room temperature, no air flow, all losses included



### Typical power loss

$P_{VIN} = 12V, V_{OUT} = 1V, I_o = 0-12A$ , room temperature, no air flow, all losses included



**Typical load regulation**
 $P_{VIN} = 12V, V_{OUT} = 1V, I_o = 0-12A$ , room temperature, no air flow, all losses included


## Applications information

### Overview

The FS1412 is an easy-to-use, fully integrated and highly efficient DC/DC regulator. Aspects of its operation, including output voltage and system optimization parameters, can be programmed using the I<sup>2</sup>C/PMBus™ protocol. It uses a proprietary modulator to deliver fast transient responses. The modulator has internal stability compensation so that it can be used in a wide range of applications, with various types of output capacitors, without loop stability issues.

The FS1412 is a versatile device offering great flexibility for configuration and system monitoring using the I<sup>2</sup>C/PMBus™ interface. At the same time, it allows standalone operation without any digital interface by making it easy for the designer to configure output voltages using simple resistor divider changes, and to monitor the system using the Power Good output.

### Operation and topology

The FS1412 uses an interleaved buck converter topology. It shows reduced voltage stresses on the internal power devices, resulting in smaller size and switching losses comparable to an equivalently rated conventional interleaved buck converter. Another advantage is a natural current-sharing mechanism between the two phases.

### Bias voltage

The FS1412 has an integrated Low Drop-Out (LDO) regulator, providing the DC bias voltage for the internal circuitry. The typical LDO regulator output voltage is 5.2V. For internally biased single-rail operation, the V<sub>IN</sub> pin should be connected to the PV<sub>IN</sub> pin (Figure 5). If an external bias voltage is used, the V<sub>IN</sub> pin should be connected to the V<sub>CC</sub> pin to bypass the internal LDO regulator (Figure 6). There is a separate pin to provide bias for the drivers (PV<sub>CC</sub>); this should be connected to V<sub>CC</sub> in the application circuit.


The supply voltage (internal or external) rises with V<sub>IN</sub> and does not need to be enabled using the En pin. Consequently, I<sup>2</sup>C/PMBus™ communication can begin as soon as:

- V<sub>CC\_UVLO</sub> start threshold is exceeded
- Memory contents are loaded
- Initialization is complete
- Address offset is read


**Note:** Until initialization is complete, a small leakage current ( $\approx 3.4\mu\text{A}$ ) will flow from the device into the output. This may significantly pre-bias the output voltage in applications with long V<sub>IN</sub>/V<sub>CC</sub> rise times. To prevent this, a small load capable of sinking 3.4 $\mu\text{A}$  should be connected in such applications.

The I<sup>2</sup>C bus may be pulled up either to V<sub>CC</sub> or to a system I<sup>2</sup>C bus voltage. The FS1412 offers two ranges for the I<sup>2</sup>C bus voltage, defined by the user register bit **Bus\_voltage\_sel**.

Register	Bits	Name/Description
0x7A	[2]	<b>Bus_voltage_sel</b> 0:1.8–2.5V, 1: 3.3–5V



**Figure 5** Single supply configuration: internal LDO regulator, adjustable  $PV_{IN\_UVLO}$



**Figure 6** Using an external bias voltage

## I<sup>2</sup>C base address and offsets

The FS1412 has user registers to set its I<sup>2</sup>C base address and PMBus™ base address. The default I<sup>2</sup>C base address is 0x08, and the default PMBus™ base address is 0x70. An offset of 0–15 is then defined by connecting the ADDR pin to the AGnd pin, either directly or through a resistor. An address detector reads the resistance of the connection at startup and uses it to set the offset, which is added to the base I<sup>2</sup>C address to set the address at which the I<sup>2</sup>C master device will communicate with the FS1412. The same offset is added to the base PMBus™ address to determine the PMBus™ address at which PMBus™ communication will be established.

To select offsets of 0–15, connect the pins as follows:

- **0** – 0 $\Omega$  (short ADDR to AGnd)
- **+1** – 1.13k $\Omega$
- **+2** – 1.87k $\Omega$
- **+3** – 2.61k $\Omega$
- **+4** – 3.4k $\Omega$
- **+5** – 4.12k $\Omega$
- **+6** – 4.87k $\Omega$
- **+7** – 5.62k $\Omega$
- **+8** – 6.34k $\Omega$
- **+9** – 7.75k $\Omega$
- **+10** – 7.87k $\Omega$
- **+11** – 8.66k $\Omega$
- **+12** – 9.31k $\Omega$
- **+13** – 10.2k $\Omega$
- **+14** – 11k $\Omega$
- **+15** – 12.1k $\Omega$

**Note:** Do not use the 7-bit address 0x0C; this corresponds to the Alert Response Address in the SMBus™ protocol.




## Soft-start and target output voltage

The FS1412 has an internal digital soft-start circuit to control output voltage rise-time and limit current surge at start-up. When  $V_{CC}$  exceeds its start threshold ( $V_{CC\_UVLO(START)}$ ), the FS1412 exits reset mode; this initiates loading of the contents of the non-volatile memory into the working registers and calculates the address offset as described above.

Once initialization is complete, the internal soft start begins to ramp towards the set reference voltage at a rate determined by the TON\_RISE registers (corresponding to the TON\_RISE command), provided these conditions are met:

- a) A valid enable signal is recognized (as defined by the Enable pin, Operation register, ON\_OFF\_CONFIG register, input voltage  $PV_{IN}$ , and  $PV_{IN}$  UVLO threshold corresponding to the VIN\_ON registers).
- b) The internal pre-charge circuit has ensured that, when the device starts to switch, it does so with balanced  $PV_{IN}/2$  voltages across all FETs.


During initial start-up, the FS1412 operates with a minimum of high-drive (HDrv) pulses until the output voltage increases (see Switching frequency and minimum values for on-time, off-time on page 19). On-time is increased until  $V_{OUT}$  reaches the target value defined by the VOUT\_COMMAND registers. For proper start-up operation of the FS1412, fitting a 100 $\Omega$  resistor in parallel with the output capacitors ( $C_{OUT}$ ) is recommended. A minimum wait time of  $600 \cdot C_{OUT}$  is recommended between successive power or Enable cycling operations. For example, with the recommended 100 $\Omega$  resistor across four 47 $\mu$ F output capacitors, a new Enable assertion should not happen for a minimum of 78ms after disabling the FS1412.



**Figure 7** Theoretical operational waveforms during soft-start

Over-current protection (OCP) and over-voltage protection (OVP) are enabled during soft-start to protect the FS1412 from short circuits and excess voltages respectively.

A resistor divider may be used with a standard FS1412-0600 device to set the desired output voltage (Figure 8). This gives system designers the flexibility to design all the power rails in the system across the entire output voltage range (0.6–1.8V) using a single part.



**Figure 8** Setting the output voltage with an external resistor divider

The equation below describes the appropriate resistor divider selection to set the output voltage using a FS1412 programmed to 0.6V.

$$R_{BOTTOM}(\text{in } k\Omega) = \frac{4.12}{1.765 \times V_o - 1.0956}$$

It is recommended that system designers place a capacitor ( $C_{FF}$  in Figure 18) of 47pF to 470pF in parallel with  $R_{TOP}$ , for which a value of 4.12k $\Omega$  is recommended. The recommended value for  $R_{BOTTOM}$  depends on the output voltage, as shown in the table below.

$V_{OUT}$ (V)	$R_{BOTTOM}$ (k $\Omega$ )	$V_{OUT}$ (V)	$R_{BOTTOM}$ (k $\Omega$ )
0.65	78.70	1.20	3.92
0.70	29.40	1.25	3.65
0.72	23.20	1.30	3.40
0.75	17.80	1.35	3.16
0.78	14.30	1.40	2.94
0.80	13.00	1.45	2.80
0.85	10.00	1.50	2.61
0.88	8.87	1.55	2.49
0.90	8.25	1.60	2.32
0.95	6.98	1.65	2.21
1.00	5.90	1.70	2.10
1.05	5.36	1.75	2.05
1.10	4.75	1.80	1.91
1.15	4.32		

Instead of an external resistor divider, the output voltage can be set using I<sup>2</sup>C/PMBus™ commands (see page 24) or the corresponding user registers. The table below lists  $V_{OUT\_COMMAND}$  codes to set the voltages shown above. FS1412 supports this command with a resolution of 1/256V.

$V_{OUT}$ (V)	$V_{OUT\_COMMAND}$	$V_{OUT}$ (V)	$V_{OUT\_COMMAND}$
0.65	00A7	1.20	0134
0.70	00B4	1.25	0140
0.72	00B9	1.25	014D
0.75	00C0	1.30	015A
0.78	00C8	1.35	0167
0.80	00CD	1.40	0174
0.85	00DA	1.45	0127
0.88	00E2	1.50	0180
0.90	00E7	1.55	018D
0.95	00F4	1.60	019A
1.00	0100	1.65	01A7
1.05	010D	1.70	01B4
1.10	011A	1.75	01C0
1.15	0127	1.80	01CD

## Shut-down mechanisms

The FS1412 has two shut-down mechanisms:

- *Hard shut-down or decay according to load*  
A valid hard-disable is recognized (as defined by the Enable pin, Operation register, ON\_OFF\_CONFIG register, input voltage  $PV_{IN}$ , and  $PV_{IN}$  UVLO threshold corresponding to the  $VIN\_ON$  registers). Both drivers switch off and soft-start is pulled down instantaneously.
- *Soft-Stop or controlled ramp down*  
A valid soft-off request is recognized (as defined by the Enable pin, Operation register and ON\_OFF\_CONFIG register). Then, following a delay corresponding to the TOFF\_DELAY registers, the SS signal falls to 0 in a time defined by the TOFF\_FALL registers; the drivers are disabled only when it reaches 0. The output voltage follows the SS signal down to 0.

By default, the device is configured for hard shut-down. Shut-down with  $PV_{IN}$  is always a hard shut-down.

## Switching frequency and minimum values for on-time, off-time and $PV_{IN}$

The switching frequency of the FS1412 depends on the output voltage. There are two possible modes of operation:

- Pseudo constant-frequency COT mode (default)
- PLL-modulated COT mode

For the default output voltage of 0.6V, the switching frequency is nominally 470kHz, and the device operates in mode a). In this mode, when the output voltage is set using an external resistor divider, the switching frequency automatically adjusts to the appropriate value:

$$F_{sw} = 470kHz \times \frac{V_{OUT}}{0.6}$$

When output voltage is set by programming the VOUT\_COMMAND user registers, rather than using an external resistor divider, mode b) should be used. To do this, the user must also enable the PLL (phase-locked loop), which is disabled by default, and cycle the Enable pin. This automatically sets the switching frequency to factory-programmed values shown in the table below. The PLL modulates the on-time to maintain a constant switching frequency irrespective of the load.

V <sub>OUT</sub> range (V)	F <sub>sw</sub> (MHz)
V <sub>OUT</sub> < 0.65	0.50
0.65 < V <sub>OUT</sub> < 1.10	1.00
1.10 < V <sub>OUT</sub> < 1.32	1.25
1.32 < V <sub>OUT</sub> < 1.80	1.50

Therefore, with either method, system designers need not concern themselves with selecting the switching frequency and have one fewer design task to manage.

When input voltage is high relative to target output voltage, the Control MOSFETs are switched on for shorter periods. The shortest period for which it can reliably be switched on is defined by minimum on-time ( $T_{ON(MIN)}$ ). During start-up, when the output voltage is very small, the FS1412 operates with minimum on-time.

The maximum conversion ratio, on the other hand, is determined by two factors:

- When input voltage is low relative to target output voltage, the Control MOSFET is switched on for longer periods. The shortest period for which it can be switched off is defined by minimum off-time ( $T_{OFF(MIN)}$ ). The Synchronous MOSFET stays on during this period and its current is detected for over-current protection. This dictates the minimum input voltage that can still allow the device to regulate its output at the target voltage.


b) To maintain balanced switching amplitudes in both phases, this topology requires there to be no overlap between the high sides of the two phases (unlike a conventional buck topology). This effectively imposes theoretical maximums of 50% on the duty cycle of each phase and 25% on the conversion ratio; in practice, allowing for circuit delays and dead-times, the conversion ratio must not exceed 16% at full load.

The maximum conversion ratio is affected by both system efficiency and load transient requirements. It is recommended that system designers validate the values in their own applications.

## Enable (En) pin

The Enable (En) pin has several functions:

- In the default setting of the ON\_OFF\_CONFIG command, it is used to switch the FS1412 on and off. It has a precise threshold, which is internally monitored by the UVLO circuit. If it is left floating, an internal  $1M\Omega$  resistor pulls it down to prevent the FS1412 being switched on unintentionally.
- It can be used to implement a precise input voltage UVLO. The input of the En pin is derived from the  $PV_{IN}$  voltage by a set of resistive dividers,  $R_{EN1}$  and  $R_{EN2}$  (Figure 5). Users can program the UVLO threshold voltage by selecting different ratios. A useful feature that stops the FS1412 regulating when  $PV_{IN}$  is lower than the desired voltage, this may be used for finer control over the  $PV_{IN}$  UVLO voltage levels than is provided by the VIN\_ON/VIN\_OFF commands.
- It can be used to monitor other rails for a specific power sequencing scheme (Figure 9).



**Figure 9** En pin used to monitor other rails for sequencing purposes

## Over-current protection (OCP)


Over-current protection (OCP) is provided by sensing the current through the  $R_{DS(on)}$  of the Synchronous MOSFET. When this current exceeds the OCP threshold, a fault condition is generated. This method provides several benefits:

- Provides accurate over-current protection without reducing converter efficiency (the current sensing is lossless)
- Reduces cost by eliminating a current-sense resistor
- Reduces any layout-related noise issues.

The OCP threshold is defined by the IOUT\_OC\_FAULT\_LIMIT command (or the corresponding user registers). The over-current limit may be programmed in 0.5A steps, up to a maximum of 16A. The minimum recommended over-current threshold is 10A.

The OCP threshold is internally compensated so that it remains almost constant at different ambient temperatures.

When the current exceeds the OCP threshold, the PG and SS signals are pulled low. The Synchronous MOSFET remains on until the current falls to 0, then the FS1412 enters hiccup mode (Figure 10). Both the Control MOSFET and the Synchronous MOSFET remain off for the hiccup-blanking time. After this time, the FS1412 tries to restart. If an over-current fault is still detected, the preceding actions are repeated. The FS1412 remains in hiccup mode until the over-current fault is remedied. The FS1412 can be re-programmed to enter a latched shut-down mode on encountering an over-current fault.



**Figure 10** Illustration of OCP in hiccup mode

## Over-voltage protection (OVP)


Over-voltage protection (OVP) is provided by sensing the voltage at the FB pin. When FB exceeds the output OVP threshold for longer than the output OVP delay (typically 5 $\mu$ s), a fault condition is generated.

The OVP threshold is defined by the VOUT\_OV\_FAULT\_LIMIT command (or the corresponding user registers). This command allows the over-voltage level to be set relative to the output voltage, with a resolution of 1/256V. However, internally, these are rounded to one of four settings as shown in the table below.

VOUT_OV_FAULT_LIMIT (% of VOUT_COMMAND)	Actual OVP Threshold (% of VOUT_COMMAND)
100 < setting $\leq$ 105.4	105
105.4 < setting $\leq$ 110.1	110
110.1 < setting $\leq$ 114.8	115
114.8 < setting $\leq$ 120.1	120

The default setting is 120%. All the MOSFETs are switched off immediately and the PG pin is pulled low.

The MOSFETs remain latched off until reset by cycling either V<sub>CC</sub> or En. Figure 11 shows a timing diagram for over-voltage protection.



**Figure 11** Illustration of latched OVP

The FS1412 provides output over-voltage and under-voltage warnings, as well as output under-voltage fault protection. These are set by three commands, respectively: VOUT\_OV\_WARN\_LIMIT, VOUT\_UV\_WARN\_LIMIT and VOUT\_UV\_FAULT\_LIMIT (or the corresponding user registers). The mechanism for these thresholds is different from the over-voltage protection mechanism: the former rely on a digital comparison of the digitized and processed V<sub>OUT</sub> telemetry to the thresholds, whereas the latter relies on an all-analog signal path and an internal high-speed comparator.

## Over-temperature protection (OTP)

Temperature sensing is provided inside the FS1412. The OTP threshold is defined by the lower of two thresholds:

- A fixed threshold set internally to 145°C. The comparison with this threshold is analog. If the temperature exceeds the threshold, the device stops switching with all MOSFETs off until the temperature drops below the threshold, after which it restarts automatically.
- A programmable threshold set to a resolution of 1°C using the OT\_FAULT\_LIMIT command (or the corresponding user registers). When set lower than the fixed analog threshold (145°C), the programmable threshold determines the temperature at which the device trips, making a digital comparison of reported temperature (READ\_TEMPERATURE) and OT\_FAULT\_LIMIT. When the reported temperature exceeds the programmable threshold, the device either continues power conversion (default) or goes into a latched shutdown, a behavior selected by reprogramming the OT\_FAULT\_RESPONSE PMBus command (or corresponding registers). Recovery requires either cycling Enable or the Operation command.

By default, the FS1412 relies on the fixed analog threshold with its auto-restart fault response. In this default configuration, the digital threshold is set to 150°C, and the fault response is set to ignore.

## Power Good (PG)

Power Good (PG) behavior is defined by the user register bits PGControl **and** by the POWER\_GOOD\_ON command. When the PGControl bit is set, the PMBus™ command may be used to set the upper power good threshold relative to the output voltage, with a resolution of 1/256V. However, internally, these are rounded to one of four settings as shown in the table below.

POWER_GOOD_ON (% of VOUT_COMMAND)	Actual Power Good Threshold (% of VOUT_COMMAND)
96.1 < threshold ≤ 85.1	80
79.6 < threshold ≤ 85.1	85
85.1 < threshold ≤ 89.8	<b>90</b>
89.81 < threshold ≤ 96.1	95

The default is 90%, so the PG signal will be asserted when the voltage at the Fb pin exceeds 90% of the VOUT\_COMMAND setting (default 0.6V).

Hysteresis of 5% is applied to this, giving a lower threshold. When the voltage at the Fb pin drops below this lower threshold, the PG signal is pulled low.

### PGControl bit set to 1 (default)

Figure 12 shows PG behavior in this situation.




Figure 12 PG signal when PGControl bit=1

The behavior is the same at start-up and during normal operation. The PG signal is asserted when:

- $V_{EN}$  and  $V_{CC}$  are both above their thresholds
- No fault has occurred (including over-current, over-voltage and over-temperature)
- $V_{OUT}$  is within the target range (determined by continuously monitoring whether FB is above the PG threshold)

### PGControl bit set to 0

Figure 13 shows PG behavior in this situation.




Figure 13 PG signal when PGControl bit=0

In normal operation, the PG signal behaves in the same way as when the **PGControl** bit is 1.

At start-up, however, the PG signal is asserted after Fb is within 2% of target output voltage, not when Fb exceeds the upper PG threshold.

FS1412 also integrates an additional PMOS in parallel to the NMOS internally connected to the PG pin (Figure 3). This PMOS allows the PG signal to stay at logic low, even if  $V_{CC}$  is low and the PG pin is pulled up to an external voltage not  $V_{CC}$ .

## Design example

Let us now consider a simple design example, using the FS1412 for the following design parameters:

- $PV_{IN} = V_{IN} = 12V$
- $V_{OUT} = 1.0V$
- $F_{SW} = 800kHz$
- $C_{OUT} = 4 \times 47\mu F$
- $C_{IN} = 3 \times 22\mu F$
- Ripple Voltage =  $\pm 1\% * V_{OUT}$
- $\Delta V_{OUT(MAX)} = \pm 3\% * V_{OUT}$   
(for 50% load transient @ 40A/ $\mu s$ )

## Input capacitor

The input capacitor selected for this design must:

- Handle the peak and root mean square (RMS) input currents required by the FS1412
- Have low equivalent series resistance and inductance (ESR and ESL) to reduce input voltage ripple

MLCCs (multi-layer ceramic capacitors) are ideal. Typically, in 0805 case size, they can handle 2A RMS current with less than 5°C temperature rise.

For the FS1412 converter topology operating at duty cycle  $D$  and output current  $I_o$ , the RMS value of the input current is:

$$I_{RMS} = 0.5 \times I_o \sqrt{D(1-D)}$$

In this application,  $I_o = 12A$  and  $D = \frac{2 \times V_{OUT}}{PV_{IN}} = 0.166$

Therefore,  $I_{RMS} = 2.23A$  and we can select three 22 $\mu F$  25V ceramic capacitors for the input capacitors (C2012X5R1E226M125AC from TDK).

If the FS1412 is not located close to the 12V power supply, a bulk capacitor (68–330 $\mu F$ ) may be used in addition to the ceramic capacitors.

For  $V_{IN}$ , which is the input to the LDO, it is recommended to use a 1 $\mu F$  capacitor very close to the pin. The  $V_{IN}$  pin should be connected to  $PV_{IN}$  through a 2.7 $\Omega$  resistor. Together, the 2.7 $\Omega$  resistor and 1 $\mu F$  capacitor filter noise on  $PV_{IN}$ .

## Output voltage and output capacitor

The FS1412 is trimmed at the factory to provide a 0.6V output in closed loop. When not using I2C/PMBus™ and instead employing a resistor divider, as in the application example here, we will choose the resistor values in accordance with the discussion on page 18. Therefore,  $R_{TOP} = 4.12k\Omega$ ,  $R_{BOTTOM} = 5.9k\Omega$  and  $C_{FF} = 220pF$ .

The design requires minimal output capacitance to meet the target output voltage ripple and target maximum output voltage deviation under load transient conditions.

For the FS1412, the minimum number of output capacitors required to achieve target peak-to-peak  $V_{OUT}$  ripple is:

$$N_{MIN} = 5.8 \times \frac{\frac{(1-D)}{8CF_{SW}} + ESR(1-D) + \frac{ESL \times F_{SW} \times (1-D)^2}{D}}{\Delta V_{OUTripple(p-p)}}$$

where:

- $N_{MIN}$  = minimum number of output capacitors
- $D$  = duty cycle
- $C$  = equivalent capacitance of each output capacitor
- $F_{SW}$  = switching frequency
- $ESR$  = equivalent series resistance of each output capacitor
- $ESL$  = equivalent series inductance of each output capacitor
- $\Delta V_{OUTripple(p-p)}$   
= target peak-to-peak  $V_{OUT}$  ripple

This design uses C2012X5R0J476M125AC from TDK; this is a 47 $\mu F$  MLCC, 0805 case size, rated at 6.3V. At 1.0V, accounting for DC bias and AC ripple derating, it has an equivalent capacitance of 33 $\mu F$  ( $C$ ). Equivalent series resistance is 3m $\Omega$  ( $ESR$ ) and equivalent series inductance is 0.44nH ( $ESL$ ).

Putting these parameters into the equation gives:

$$N_{MIN} = 2.27$$



To meet the maximum voltage deviation  $\Delta V_{Omax}$  under a  $\Delta I_o$  load transient, the minimum required number of output capacitors is:

$$\frac{0.196 \times \Delta I_o^2}{\Delta V_{Omax} \times F_{sw} \times C}$$

where:

- $\Delta I_o$  = load step
- $\Delta V_{OUTmax}$  = target maximum voltage deviation
- $F_{sw}$  = switching frequency
- $C$  = equivalent capacitance of each output capacitor

Again, using  $C = 33\mu\text{F}$ , it can be seen that the minimum number of output capacitors required is 2.22.

In our design intended for space-constrained applications, therefore, we use four C2012X5R0J476M125AC capacitors.

It should be noted here that the calculation for the minimum number of output capacitors under a load transient makes some assumptions:

- a) No ESR or ESL
- b) Converter can saturate its duty cycle instantly
- c) No latency
- d) Step load (infinite slew rate)

Assumptions (a), (b) and (c) are liberal, whereas (d) is conservative. Therefore, in a real application, additional capacitance may be required to meet transient requirements and should be carefully considered by the system designer.

It should be noted that even in the absence of a target  $V_{OUT}$  ripple or target maximum voltage deviation under load transient, at least one  $22\mu\text{F}$  capacitor is still required in order to ensure stable operation without excessive jitter.

Up to eight  $47\mu\text{F}$  capacitors may be used in the design. If more capacitance is required, it is recommended to use a high value capacitor with relatively high ESR ( $>3\text{m}\Omega$ ).

A 100 ohm resistor should be added in parallel with the output capacitors.

Figure 15 to Figure 16 show peak-to-peak voltage deviation as a function of slew rate for different output voltages and load currents.

Figure 17 shows the minimum required output capacitance as a function of the output voltage. For an output voltage of 1V, the minimum capacitor requirement is dictated by the load transient specifications ( $< \pm 3\% V_{OUT}$ ). For output voltages above 1V, the output voltage ripple specification dominates ( $< \pm 1\%$ ).

### V<sub>CC</sub> and PV<sub>CC</sub> capacitor selection

FS1412 uses on-package capacitors for  $V_{CC}$  as well as  $PV_{CC}$  to ensure effective high-frequency bypassing. However, especially for applications that use an external  $V_{CC}$  supply, it is recommended that system designers place  $2.2\mu\text{F}/0603/\text{X7R}/10\text{V}$  capacitors on the application board as close as possible to the  $V_{CC}$  and  $PV_{CC}$  pins (Figure 18).




Figure 14 Peak-peak voltage deviation ( $PV_{IN} = 12V$ ,  $V_{OUT} = 0.6V$ ,  $C_{OUT} = 4 \times 47 \mu F$ )




Figure 15 Peak-peak voltage deviation ( $PV_{IN} = 12V$ ,  $V_{OUT} = 1.0V$ ,  $C_{OUT} = 4 \times 47 \mu F$ )




Figure 16 Peak-peak voltage deviation ( $PV_{IN} = 12V$ ,  $V_{OUT} = 1.8V$ ,  $C_{OUT} = 4 \times 47 \mu F$ )






Figure 17 Minimum output capacitance




**Note:** SALERT and PG require pull-up resistors when used.

**Figure 18** Application circuit for a single supply ( $PV_{IN} = 12V$ ,  $V_{OUT} = 1.0V$ ,  $I_{OUT} = 12A$ )


## Typical operating waveforms




**Figure 19 Startup with no load (Ch2:  $PV_{IN}$ , Ch5:  $V_{CC}$ , Ch6:  $V_{OUT}$ , Ch7: PGood, Ch8: Enable)**




**Figure 20 Startup with 12 A load (Ch2:  $PV_{IN}$ , Ch5:  $V_{CC}$ , Ch6:  $V_{OUT}$ , Ch7: PGood, Ch8: Enable)**




**Figure 21 Shutdown with Enable de-assertion at 12A load (Ch2:PV<sub>IN</sub>, Ch5:V<sub>CC</sub>, Ch6: V<sub>OUT</sub>, Ch7: PGood, Ch8: Enable)**




**Figure 22 Soft turn off at no load (Ch2:PV<sub>IN</sub>, Ch5:V<sub>CC</sub>, Ch6: V<sub>OUT</sub>, Ch7: PGood, Ch8: Enable)**




**Figure 23** Switch node waveforms at no load



**Figure 24** Switch node waveforms at 12A



**Figure 25**  $V_O$  ripple at 12A (Ch1:  $I_O$ , Ch8:  $V_{OUT}$ ), peak-peak  $V_O$  ripple = 4.6mV



**Figure 26** Transient response 0A to 6A (Ch6:  $V_{OUT}$ , Ch8:  $I_O$ ), peak-peak deviation = 53 mV, load slew rate  $\approx$  40A/ $\mu$ s






Figure 27 Thermal image at  $PV_{IN} = 12V$ ,  $V_{OUT} = 1.0V$ ,  $I_O = 12A$ , room temperature, no airflow, FS1412 maximum temperature rise = 55.5°C

## Layout recommendations

FS1412 is a highly integrated device with very few external components, which simplifies PCB layout. However, to achieve the best performance, these general PCB design guidelines should be followed:

- Bypass capacitors, including input/output capacitors and the  $V_{CC}$  bypass capacitor (if used), should be placed as close as possible to the FS1412 pins.
- Output voltage should be sensed with a separated trace directly from the output capacitor.
- To aid thermal dissipation, the PGnd pad should be connected to the power ground plane using vias. Copper-filled vias are preferred but plated-through-hole vias are acceptable, provided that they are not covered with solder mask. VIPPO techniques are acceptable.
- Adequate numbers of vias should be used to make connections between layers, especially for the power traces.
- AGnd pins should be connected by vias to PGnd copper layer
- To minimize power losses and thermal dissipation, wide copper polygons should be used for input and output power connections.
- SCL and SDA traces must be at least 10mil wide, with 20–30mil spacing between them.


## Thermal considerations

The FS1412 has been thermally tested and modelled in accordance with JEDEC specifications JESD 51-2A and JESD 51-8. It has been tested using a 4-layer application PCB, with thermal vias under the device to assist cooling (for details of the PCB, refer to the application notes).

The FS1412 has two significant sources of heat:

- The power MOSFET section of the IC
- The inductor

The IC is well coupled to the PCB, which provides its primary cooling path. Although the inductor is also connected to the PCB, its primary cooling path is through convection. The cooling process for both heat sources is ultimately through convection. The PCB can be seen as a heat-spreader or, to some degree, a heat-sink.



**Figure 28 Heat sources in the FS1412**

Figure 29 shows the thermal resistances in the FS1412, where:

- $\Theta_{JA}$  is the measure of natural convection from the assembled test sample within a confined enclosure of approximately 30x30x30cm. The air is passive within this environment and the only air movement is due to convection from the device on test.
- $\Theta_{Jcbottom}$  is the heat flow from the IC to the bottom of the package, to which it is well coupled. The testing method adopts the method outlined in JESD 51-8, where the test PCB is clamped between cold plates at defined distances from the device.
- $\Theta_{Jctop}$  is theoretically the heat flow from the IC to the top of the package. This is not representative for the FS1412 for two reasons: firstly, it is not the primary conduction path of the IC and, more importantly, the inductor is positioned directly over the IC. As the inductor is a heat source, generating a similar amount of heat to the IC, a meaningful value for junction-to-case (top) cannot be derived.

The values of the thermal resistances are:

- $\Theta_{JA} = 20.5^{\circ}\text{C/W}$
- $\Theta_{Jcbottom} = 5.5^{\circ}\text{C/W}$

Although these values indicate how the FS1412 compares with similar point-of-load products tested using the same conditions and specifications, they cannot be used to predict overall thermal performance. For accurate modeling of the  $\mu$ POL™'s interaction with its environment, computational fluid dynamics (CFD) simulation software is needed to calculate combined routes of conduction and convection simultaneously.

Note: In all tests, airflow has been considered as passive or static; applications using forced air may achieve a greater cooling effect.




Figure 29 Thermal resistances of the FS1412

## I<sup>2</sup>C protocol

S = Start bit  
 P = Stop bit  
 A = Ack  
 N = Nack

W = Write bit ('1')  
 R = Read ('0')  
 Sr = Repeated start

White bits = Issued by master  
 Grey bits = Sent by slave (FS140x)

### Write transaction

1            7            1 1            8            1            8            1 1

S	Slave Address	W	A	Register Address	A	Data Byte	A	P
---	---------------	---	---	------------------	---	-----------	---	---

### Read transaction

1            7            1 1            8            1 1            7            1 1            8            1 1

S	Slave Address	W	A	Register Address	A	Sr	Slave Address	R	A	Data Byte	N	P
---	---------------	---	---	------------------	---	----	---------------	---	---	-----------	---	---

## Supported PMBus™ commands



Code	Command	Code	Command
01	OPERATION	55	VIN_OV_FAULT_LIMIT
02	ON_OFF_CONFIG	56	VIN_OV_FAULT_RESPONSE
03	CLEAR_FAULTS	58	VIN_UV_WARN_LIMIT
15	STORE_USER_ALL	5E	POWER_GOOD_ON
16	RESTORE_USER_ALL	60	TON_DELAY
19	CAPABILITY	61	TON_RISE
1B	SMBALERT_MASK	62	TON_MAX_FAULT_LIMIT
20	VOUT_MODE	63	TON_MAX_FAULT_RESPONSE
21	VOUT_COMMAND	64	TOFF_DELAY
24	VOUT_MAX	65	TOFF_FALL
25	VOUT_MARGIN_HIGH	78	STATUS_BYTE
26	VOUT_MARGIN_LOW	79	STATUS_WORD
27	VOUT_TRANSITION_RATE	7A	STATUS_VOUT
29	VOUT_SCALE_LOOP	7B	STATUS_IOUT
35	VIN_ON	7C	STATUS_INPUT
36	VIN_OFF	7D	STATUS_TEMPERATURE
39	IOUT_CAL_OFFSET	7E	STATUS_CML
40	VOUT_OV_FAULT_LIMIT	88	READ_VIN
41	VOUT_OV_FAULT_RESPONSE	8B	READ_VOUT
42	VOUT_OV_WARN_LIMIT	8D	READ_TEMPERATURE
43	VOUT_UV_WARN_LIMIT	98	PMBUS_REVISION
44	VOUT_UV_FAULT_LIMIT	99	MFR_ID
45	VOUT_UV_FAULT_RESPONSE	9A	MFR_MODEL
46	IOUT_OC_FAULT_LIMIT	9B	MFR_REVISION
47	IOUT_OC_FAULT_RESPONSE	AD	IC_DEVICE_ID
4F	OT_FAULT_LIMIT	AE	IC_DEVICE_REV

## Package description

The FS1412 is designed for use with standard surface-mount technology (SMT) population techniques. It has a positive (raised) footprint, with the pads being higher than the surrounding substrate. The finish on the pads is ENEPIG (Electroless Nickel Electroless Palladium Immersion Gold).

As a result of these properties, the FS1412 works extremely well in lead-free environments. The surface wets easily and the positive footprint accommodates processing variations.

**Note:** Refer to the Design Guidelines for more information about TDK's  $\mu$ POL™ package series.



All dimensions subject to +/- 0.100mm tolerance




Figure 30 Dimensioned drawings

## REMINDERS FOR USING THESE PRODUCTS

Before using these products, be sure to request the delivery specifications.

### SAFETY REMINDERS

Please pay sufficient attention to the warnings for safe designing when using these products.

#### REMINDER

The products listed on this specification sheet are intended for use in general electric equipment (AV equipment, telecommunication equipment, home appliances, amusement equipment, computer equipment, personal equipment, office equipment, measurement equipment, industrial robots) under a normal condition and use condition.

The products are not designed or warranted to meet the requirements of the applications listed below, whose performance and/or quality require a more stringent level of safety or reliability, or whose failure, malfunction or trouble could cause serious damage to sociality, person or property. Please understand that we are not responsible for any damage or liability caused by use of the products in any of the applications below or for any other use exceeding the range or conditions set forth in this specification sheet.

1. Aerospace/Aviation equipment
2. Transportation equipment (cars, electric trains, ships, etc.)
3. Medical equipment
4. Power-generation control equipment
5. Atomic energy related equipment
6. Seabed equipment
7. Transportation control equipment
8. Public Information-processing equipment
9. Military equipment
10. Electric heating apparatus, burning equipment
11. Disaster prevention/crime prevention equipment
12. Safety equipment
13. Other applications that are not considered general-purpose applications

When using this product in general-purpose application, you are kindly requested to take into consideration securing protection circuit/ equipment or providing backup circuits, etc., to ensure higher safety. To allow flexibility in the applications of the FS1412 device family, some parameters are accessible to the users through an I<sup>2</sup>C/PMBus™ interface. These parameters can only be changed within limits that are acceptable to the device. However, it is the responsibility of the user to ensure that any parameter change, whether it be deliberate or inadvertent, does not violate the specifications of the end user system.

**This product is subject to a license from Power One, Inc. related to digital power technology patents owned by Power One, Inc. Power One, Inc. technology is protected by patents including:**

**AU 3287379M 3287437AA 3290643AA 3291357AA**

**CN 10371856C 10452610C 10458656C 10459360C 10465848C 1069332A 11124619A 11346682A 1685299A 1685459A 1685582A 1685583A 1698023A 1802619A**

**EP 1561156A1 1561268A2 1576710A1 1576711A1 1604254A4 1604264A4 1714369A2 1745536A4 1769382A4 1899789A2 1984801A2**

**US 20040246754 2004090219A1 2004093533A1 2004123164A1 2004123167A1 2004178780A1 2004179382A1 20050200344 20050223252 2005209373A1 20060061214 2006015619A1 20060174145 20070226526 20070234095 20070240000 20080052551 20080072080 20080186006 6741099 6788036 6936999 6949916 7000125 7049798 7069021 7080265 7249267 7266709 7315156 7372682 7373527 7394445 7456617 7459892 7493504 7526660**

**WO 04044718A1 04045042A3 04045042C1 04062061A1 04062062A1 04070780A3 04084390A3 04084391A3 05079227A3 05081771A3 06019569A3 2007001584A3 2007094935A3**