

# Product Change Notification / SYST-24NJAY884

D	a	t	۵	•
u	a	L	ᆮ	•

25-Mar-2022

# **Product Category:**

8-bit Microcontrollers

# **PCN Type:**

**Document Change** 

# **Notification Subject:**

ERRATA - AVR32DB28/32/48 Silicon Errata and Data Sheet Clarifications Errata Document Revision

# **Affected CPNs:**

SYST-24NJAY884\_Affected\_CPN\_03252022.pdf SYST-24NJAY884\_Affected\_CPN\_03252022.csv

## **Notification Text:**

SYST-24NJAY884

Microchip has released a new Product Documents for the AVR32DB28/32/48 Silicon Errata and Data Sheet Clarifications of devices. If you are using one of these devices please read the document located at AVR32DB28/32/48 Silicon Errata and Data Sheet Clarifications.

**Notification Status: Final** 

#### **Description of Change:**

Document: General editorial updates.

Added Errata:

- DAC: 2.4.1. DAC Output Buffer Lifetime Drift
- NVMCTRL: 2.5.1. Flash Multi-Page Erase Can Erase Write Protected Section
- TCD: 2.8.3. Halting TCD and Waiting for SW Restart Does Not Work if Compare Value A is 0 or Dual Slope Mode is Used
- TWI: 2.9.1. Flush Non-Functional

Added data sheet clarifications:

- Device:

3.1.1. Features

3.1.2. FUSE - Configuration and User Fuses - SYSCFG0

- AC: 3.2.1. Analog Comparator Interrupt Control
- DAC: 3.3.1. DAC Output
- Electrical Characteristics: 3.4.1. Electrical Characteristics Memory Programming Specifications

Impacts to Data Sheet: None

Reason for Change: To Improve Productivity

**Change Implementation Status:** Complete

Date Document Changes Effective: 25 March 2022

**NOTE:** Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A

### **Attachments:**

AVR32DB28/32/48 Silicon Errata and Data Sheet Clarifications

Please contact your local Microchip sales office with questions or concerns regarding this notification.

### **Terms and Conditions:**

If you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our <u>PCN</u> home page select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the <u>PCN FAQ</u> section.

If you wish to <u>change your PCN profile, including opt out,</u> please go to the <u>PCN home page</u> select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

# Affected Catalog Part Numbers (CPN)

AVR32DB28-E/SP

AVR32DB28-E/SS

AVR32DB28-E/SO

AVR32DB28-I/SP

AVR32DB28-I/SS

AVR32DB28-I/SO

AVR32DB28T-I/SS

AVR32DB28T-I/SO

AVR32DB28T-E/SS

AVR32DB28T-E/SO

AVR32DB32-E/RXB

AVR32DB32-E/PT

AVR32DB32-I/RXB

AVR32DB32-I/PT

AVR32DB32T-I/RXB

AVR32DB32T-I/PT

AVR32DB32T-E/RXB

AVR32DB32T-E/PT

AVR32DB48-E/6LX

AVR32DB48-E/PT

AVR32DB48-I/6LX

AVR32DB48-I/PT

AVR32DB48T-I/6LX

AVR32DB48T-I/PT

AVR32DB48T-E/6LX

AVR32DB48T-E/PT



# AVR32DB28/32/48

# Silicon Errata and Data Sheet Clarifications

The AVR32DB28/32/48 devices you have received conform functionally to the current device data sheet (www.microchip.com/DS40002301), except for the anomalies described in this document. The errata described in this document will likely be addressed in future revisions of the AVR32DB28/32/48 devices.

#### Notes:

- · This document summarizes all the silicon errata issues from all the silicon revisions, previous and current
- Refer to the Device/Revision ID section in the current device data sheet (www.microchip.com/DS40002301) for more detailed information on Device Identification and Revision IDs for your specific device, or contact your local Microchip sales office for assistance

# 1. Silicon Issue Summary

# Legend

- Erratum is not applicable.
- **X** Erratum is applicable.

Peripheral	Short Description	Valid for Silicon Revision
		Rev. A1 <sup>(1)</sup>
Device	2.2.1. Increased Current Consumption May Occur When VDD Drops	X
CLKCTRL	2.3.1. The PLL Will Not Run when Using XOSCHF with an External Crystal	X
DAC	2.4.1. DAC Output Buffer Lifetime Drift	X
NVMCTRL	2.5.1. Flash Multi-Page Erase Can Erase Write Protected Section	X
TCA	2.6.1. Restart Will Reset Counter Direction in NORMAL and FRQ Mode	X
ТСВ	2.7.1. CCMP and CNT Registers Act as 16-Bit Registers in 8-Bit PWM Mode	X
TCD	2.8.1. Asynchronous Input Events not Working When TCD Counter Prescaler Is Used	X
	2.8.2. CMPAEN Controls All WOx for Alternative Pin Functions	X
	2.8.3. Halting TCD and Waiting for SW Restart Does Not Work if Compare Value A is 0 or Dual Slope Mode is Used	X
TWI	2.9.1. Flush Non-Functional	X
USART	2.10.1. Start-of-Frame Detection Can Unintentionally Be Triggered in Active Mode	X

#### Note:

1. This revision is the initial release of the silicon.

# 2. Silicon Errata Issues

### 2.1 Errata Details

- Erratum is not applicable.
- X Erratum is applicable.

### 2.2 Device

### 2.2.1 Increased Current Consumption May Occur When V<sub>DD</sub> Drops

The device may experience increased current consumption of approximately 1.5 mA if  $V_{DD}$  drops below 2.1V and is held in the range of 1.9-2.1V. This will only occur if  $V_{DD}$  is originally at a higher level and then drops down to the mentioned voltage range.

#### **Work Around**

Ensure  $V_{DD}$  is always kept above 2.1V by setting the BOR trigger level to 2.2V to keep the device from executing if  $V_{DD}$  drops towards the affected voltage range. If operation in voltage range 1.9-2.1V is required, make sure  $V_{DD}$  does not rise above 2.1V and then drops down again. Note that the voltage levels given are not absolute values but typical values.

#### Affected Silicon Revisions

Rev. A1
X

### 2.3 CLKCTRL - Clock Controller

#### 2.3.1 The PLL Will Not Run when Using XOSCHF with an External Crystal

When the PLL is configured to run from an external source (SOURCE in CLKCTRL.PLLCTRLA is '1'), the PLL will only run if XOSCHF is configured to use an external clock (SELHF in CLKCTRL.XOSCHFCTRLA is '1'). It will not work with an external crystal.

#### **Work Around**

None.

#### **Affected Silicon Revisions**

Rev. A1
X

# 2.4 DAC - Digital-to-Analog Converter

### 2.4.1 DAC Output Buffer Lifetime Drift

The offset of the DAC output buffer can drift over the lifetime of the device if it is powered with the DAC output buffer disabled.

#### **Work Around**

Keep the DAC output buffer enabled (OUTEN in DACn.CTRLA is `1') continuously or compensate by measuring the DAC output voltage offset with the ADC and adjust the DAC data register value (DATA[9:0] in DACn.DATA) accordingly.

#### **Affected Silicon Revisions**

Rev. A1
Х

# 2.5 NVMCTRL - Nonvolatile Memory Controller

### 2.5.1 Flash Multi-Page Erase Can Erase Write Protected Section

When using Flash Multi-Page Erase mode, only the first page in the selected address range is verified to be within a section that is not write-protected. If the address range includes any write-protected Application Data pages, it will erase them.

#### **Work Around**

None.

#### Affected Silicon Revisions

Rev. A1
Х

# 2.6 TCA - 16-Bit Timer/Counter Type A

#### 2.6.1 Restart Will Reset Counter Direction in NORMAL and FRQ Mode

When the TCA is configured to a NORMAL or FRQ mode (WGMODE in TCAn.CTRLB is '0x0' or '0x1'), a RESTART command or Restart event will reset the count direction to default. The default is counting upwards.

#### **Work Around**

None.

#### **Affected Silicon Revisions**

Rev. A1
X

# 2.7 TCB - 16-Bit Timer/Counter Type B

### 2.7.1 CCMP and CNT Registers Act as 16-Bit Registers in 8-Bit PWM Mode

When the TCB is operating in 8-bit PWM mode (CNTMODE in TCBn.CTRLB is '0x7'), the low and high bytes for the CCMP and CNT registers act as 16-bit registers for read and write. They cannot be read or written independently.

#### **Work Around**

Use 16-bit register access. Refer to the data sheet for further information.

#### **Affected Silicon Revisions**

Rev. A1	
X	

# 2.8 TCD - 12-Bit Timer/Counter Type D

## 2.8.1 Asynchronous Input Events not Working When TCD Counter Prescaler Is Used

When configuring TCD to use asynchronous input events (CFG in TCDn.EVCTRLx is ' $0 \times 2$ ') and the TCD Counter Prescaler (CNTPRES in TCDn.CTRLA) is different from ' $0 \times 0$ ', events can be missed.

#### **Work Around**

Use the TCD Synchronization Prescaler (SYNCPRES in TCDn.CTRLA) instead of the TCD Counter Prescaler. Alternatively, use synchronous input events (CFG in TCDn.EVCTRLx is not 0x2) if the input events are longer than one CLK TCD CNT cycle.

#### **Affected Silicon Revisions**

Rev. A1	
X	

#### 2.8.2 CMPAEN Controls All WOx for Alternative Pin Functions

When TCD alternative pins are enabled (TCD0 in PORTMUX.TCDROUTEA is not '0x0'), all waveform outputs (WOx) are controlled by Compare A Enable (CMPAEN in TCDn.FAULTCTRL).

#### **Work Around**

None.

#### **Affected Silicon Revisions**

Rev. A1
Х

# 2.8.3 Halting TCD and Waiting for SW Restart Does Not Work if Compare Value A is 0 or Dual Slope Mode is Used

Halting TCD and waiting for software restart (INPUTMODE in TCDn.INPUTCTRLA is '0x7') does not work if compare value A is 0 (CMPASET in TCDn.CMPASET is '0x0') or Dual Slope mode is used (WGMODE in TCDn.CTRLB is '0x3').

#### **Work Around**

Configure the compare value A (CMPASET in TCDn.CMPASET) to be different from 0 and do not use Dual Slope mode (WGMODE in TCDn.CTRLB is not '0x3').

#### **Affected Silicon Revisions**

Rev. A1
Х

### 2.9 TWI - Two-Wire Interface

#### 2.9.1 Flush Non-Functional

Issuing a Flush by writing to the FLUSH bit in TWIn.MCTRLB can cause the TWI Host to be stuck in the Unknown bus state (see BUSSTATE in TWIn.MSTATUS).

#### **Work Around**

Disable and re-enable the Host using the ENABLE bit in TWIn.MCTRLA. A normal operation does not require the use of FLUSH.

#### Affected Silicon Revisions

Rev. A1	
X	

## 2.10 USART - Universal Synchronous and Asynchronous Receiver and Transmitter

### 2.10.1 Start-of-Frame Detection Can Unintentionally Be Triggered in Active Mode

The Start-of-Frame Detection feature enables the USART to wake up from Standby sleep mode upon data reception. The Start-of-Frame Detector can unintentionally be triggered when the Start-of-Frame Detection Enable (SFDEN) bit in the USART Control B (USARTn.CTRLB) register is set, and the device is in Active mode. If the Receive Data (RXDATA) registers are read while receiving new data, the Receive Complete Interrupt Flag (RXCIF) in the USARTn.STATUS register is cleared. This triggers the Start-of-Frame Detector and falsely detects the next falling edge as a start bit. When the Start-of-Frame Detector detects a start condition, the frame reception is restarted, resulting in corrupt received data. Note that the USART Receive Start Interrupt Flag (RXSIF) always is '0' when in Active mode. No interrupt will be triggered.

#### **Work Around**

Disable Start-of-Frame Detection by writing '0' to the Start-of-Frame Detection Enable (SFDEN) bit in the USART Control B (USARTn.CTRLB) register when the device is in Active mode. Re-enable it by writing the bit to '1' before transitioning to Standby sleep mode. This work around depends on a protocol preventing a new incoming frame when re-enabling Start-of-Frame Detection. Re-enabling Start-of-Frame Detection, while a new frame is already incoming, will result in corrupted received data.

#### **Affected Silicon Revisions**

Rev. A1
X

#### 3. **Data Sheet Clarifications**

Note the following typographic corrections and clarifications for the latest version of the device data sheet (www.microchip.com/DS40002301).

Note: Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

#### 3.1 **Device**

#### 3.1.1 **Features**

A clarification has been made to change the Flash endurance specification in the Memories bullet point in the Features list.

- · Memories
  - 128 KB in-system self-programmable Flash memory
  - 512B EEPROM
  - 16 KB SRAM
  - 32B of user row in nonvolatile memory that can keep data during chip-erase and be programmed while the device is locked
  - Write/erase endurance
    - Flash: 1,000 cycles
    - EEPROM: 100,000 cycles
  - Data retention: 40 years at 55°C

#### 3.1.2 FUSE - Configuration and User Fuses - SYSCFG0

A clarification of the EEPROM Save During Chip Erase (EESAVE) fuse description in the System Configuration 0 (SYSCFG0, section 8.8.2.4) fuse has been made.

#### Bit 0 - EESAVE EEPROM Saved During Chip Erase

This bit controls if the EEPROM will be erased or saved during a chip erase.

Value	Name	Description
0	DISABLE	EEPROM is erased during a chip erase
1	ENABLE	EEPROM is saved during a chip erase <b>regardless of whether the device is locked or not</b>

#### 3.2 **AC - Analog Comparator**

#### 3.2.1 **Analog Comparator Interrupt Control**

A clarification of the Interrupt Mode (INTMODE) bit field of the AC Interrupt Control (ACn.INTCTRL, section 32.5.5) register has been made.

Table 32-4. Interrupt Generation with Single Comparator

Value	Name	Description
0x0	BOTHEDGE	Positive and negative inputs crosses
0x1	-	Reserved
0x2	NEGEDGE	Positive input goes <b>below</b> negative input

Ī	continued					
	Value	Name	Description			
	0x3	POSEDGE	Positive input goes above negative input			


## 3.3 DAC - Digital to Analog Converter

### 3.3.1 DAC Output

Clarifications of the block diagram and the DAC Output sub-section of the DAC peripheral has been made:

- 1. The block diagram is updated with clarifications to the output signal routing (buffered/unbuffered) and will replace the original block diagram.
- Sections 34.3.2.3 (DAC as Source For Internal Peripherals) and 34.3.2.4 (DAC Output on Pin) are replaced by section 34.3.2.3 DAC Output.

Figure 34-1. DAC Block Diagram



#### 34.3.2.3 DAC Output

The DAC can be used as an output to a pin and as an input to the peripherals in the table below.

DAC Output	Peripheral Input	Notes	
Unbuffered	<ul> <li>Analog Comparator (AC)</li> <li>Analog to Digital Converter (ADC)</li> </ul>	The peripheral is connected to the unbuffered DAC output. See section 34.3.2.3.1. Unbuffered Output as Source For Internal Peripherals.	
Buffered	Analog Signal Conditioning (OPAMP)	The peripheral is connected to the DAC Output pin. See section 34.3.2.3.2. Buffered Output.	

#### 34.3.2.3.1 Unbuffered Output as Source For Internal Peripherals

The unbuffered analog output of the DAC can be internally connected to other peripherals when the ENABLE bit in the Control A (DACn.CTRLA) register is written to '1'. When only the DAC unbuffered analog output is used, the Output Buffer Enable (OUTEN) bit in DACn.CTRLA can be '0', freeing the pin to be used by other peripherals.

#### 34.3.2.3.2 Buffered Output

The buffered analog output of the DAC can be enabled by writing a '1' to the Output Buffer Enable (OUTEN) bit in the Control A (DACn.CTRLA) register. The pin used by the DAC must have the input disabled from the Port peripheral. Refer to the *Electrical Characteristics* section for information about the drive capabilities of the DAC output buffer.

# 3.4 Electrical Characteristics

## 3.4.1 Electrical Characteristics - Memory Programming Specifications

A clarification has been made to change the Flash memory cell endurance specification in the *Memory Programming Specifications* table.

Table 39-8. Memory Programming Specifications

Symbol	Description	Min.	Тур	Max.	Units	Conditions
Data EEPRC	Data EEPROM Memory Specifications					
E <sub>D</sub>	Data EEPROM byte endurance	100k		_	Erase/Write cycles	-40°C ≤ T <sub>A</sub> ≤ +85°C
t <sub>D_RET</sub>	Characteristic retention	_	40	_	Year	Provided no other specifications are violated
N <sub>D_REF</sub>	Total Erase/Write cycles before refresh	1M	4M	_	Erase/Write cycles	-40°C ≤ T <sub>A</sub> ≤ +85°C
t <sub>D_CE</sub>	Full EEPROM Erase	_	10	_	ms	
$V_{D\_RW}$	V <sub>DD</sub> for Read or Erase/Write operation	$V_{\text{DDMIN}}$	_	V <sub>DDMAX</sub>	V	
t <sub>D_BEW</sub>	Byte Erase and Write cycle time	<u> </u>	11	_	ms	
Program Flas	ogram Flash Memory Specifications					
E <sub>P</sub>	Flash memory cell endurance	1k	_	_	Erase/Write cycles	-40°C ≤ T <sub>A</sub> ≤ +85°C
t <sub>P_RET</sub>	Characteristic retention	_	40	_	Year	Provided no other specifications are violated
V <sub>P_RD</sub>	V <sub>DD</sub> for Read operation	$V_{\text{DDMIN}}$	_	V <sub>DDMAX</sub>	V	
$V_{P\_REW}$	V <sub>DD</sub> for Erase/Write operation	V <sub>DD</sub> <sup>(2)</sup>	_	V <sub>DDMAX</sub>	V	
t <sub>P_PE</sub>	Page Erase	_	10	_	ms	
t <sub>P_CE</sub>	Chip Erase	_	_	_	ms	
t <sub>P_WRD</sub>	Byte/Word Write	_	70	_	μs	
Notosi	'					

#### Notes:

- 1. These parameters are not tested but ensured by design.
- 2. During Chip Erase, the Brown-out Detector (BOD) configured with BODLEVEL0 is forced ON. If the supply voltage  $V_{DD}$  is below  $V_{BOD}$  for BODLEVEL0, the erase attempt will fail.

# 4. Document Revision History

**Note:** The document revision is independent of the silicon revision.

# 4.1 Revision History

Doc. Rev.	Date	Comments
В	03/2022	<ul> <li>Document: General editorial updates.</li> <li>Added Errata: <ul> <li>DAC: 2.4.1. DAC Output Buffer Lifetime Drift</li> <li>NVMCTRL: 2.5.1. Flash Multi-Page Erase Can Erase Write Protected Section</li> <li>TCD: 2.8.3. Halting TCD and Waiting for SW Restart Does Not Work if Compare Value A is 0 or Dual Slope Mode is Used</li> <li>TWI: 2.9.1. Flush Non-Functional</li> </ul> </li> <li>Added data sheet clarifications: <ul> <li>Device: <ul> <li>3.1.1. Features</li> <li>3.1.2. FUSE - Configuration and User Fuses - SYSCFG0</li> </ul> </li> <li>AC: 3.2.1. Analog Comparator Interrupt Control</li> <li>DAC: 3.3.1. DAC Output</li> <li>Electrical Characteristics: 3.4.1. Electrical Characteristics - Memory Programming Specifications</li> </ul> </li> </ul>
Α	02/2021	Initial document release

# The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# **Product Change Notification Service**

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

# **Customer Support**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- **Local Sales Office**
- Embedded Solutions Engineer (ESE)
- **Technical Support**

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

# Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

# Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/ design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-0010-7

# **Quality Management System**

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# **Worldwide Sales and Service**

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
ГеІ: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
echnical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
www.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
Web Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
www.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
Atlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Ouluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
el: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
ax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
Austin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Tel: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Boston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Vestborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
Tel: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
ax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
tasca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
el: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
Fax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
)allas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
Addison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
el: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
Fax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
Detroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
lovi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
el: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
louston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
el: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
ndianapolis	China - Xiamen	161. 04-20-3440-2100	Tel: 31-416-690399
loblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
el: 317-773-8323	China - Zhuhai		Norway - Trondheim
Eax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
el: 317-536-2380	Tel. 00-730-3210040		Poland - Warsaw
os Angeles			Tel: 48-22-3325737
Mission Viejo, CA			Romania - Bucharest
el: 949-462-9523			Tel: 40-21-407-87-50
Fax: 949-462-9608			
			<b>Spain - Madrid</b> Tel: 34-91-708-08-90
el: 951-273-7800			
Raleigh, NC			Fax: 34-91-708-08-91
el: 919-844-7510			Sweden - Gothenberg
lew York, NY			Tel: 46-31-704-60-40
el: 631-435-6000			Sweden - Stockholm
San Jose, CA			Tel: 46-8-5090-4654
el: 408-735-9110			UK - Wokingham
Tel: 408-436-4270			Tel: 44-118-921-5800
Canada - Toronto			Fax: 44-118-921-5820
Геl: 905-695-1980			
Fax: 905-695-2078			