


## uA9637A Dual Differential Line Receiver

### 1 Features

- Meets or exceeds the requirements of ANSI standards EIA/TIA-422-B and EIA/TIA-423-B and ITU recommendations V.10 and V.11
- Operates From Single 5V power supply
- Wide common-mode voltage range
- High input impedance
- TTL-compatible outputs
- High-speed schottky circuitry
- 8-Pin dual-in-line and small-outline packages
- Designed to be interchangeable with national DS9637A

### 2 Applications

- Factory automation
- AC and servo motor drives



### 3 Description

The uA9637A is a dual differential line receiver designed to meet ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendations V.10 and V.11. The line receiver uses Schottky circuitry, and has TTL-compatible outputs. The inputs are compatible with either a single-ended or a differential-line system. This device operates from a single 5V power supply and is supplied in an 8-pin dual-in-line package or small-outline package.


The uA9637A is characterized for operation from 0°C to 70°C.

#### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
uA9637A	SOIC (D, 8)	4.9mm × 6mm
	PDIP (P, 8)	9.81mm × 9.43mm

(1) For more information, see [Section 11](#).

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

## Table of Contents

<b>1 Features</b> .....	<b>1</b>	<b>7 Detailed Description</b> .....	<b>8</b>
<b>2 Applications</b> .....	<b>1</b>	7.1 Device Functional Modes.....	<b>8</b>
<b>3 Description</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>10</b>
<b>4 Pin Configuration and Functions</b> .....	<b>3</b>	8.1 Typical Application.....	<b>10</b>
<b>5 Specifications</b> .....	<b>4</b>	<b>9 Device and Documentation Support</b> .....	<b>11</b>
5.1 Absolute Maximum Ratings.....	<b>4</b>	9.1 Support Resources.....	<b>11</b>
5.2 Dissipation Rating Table.....	<b>4</b>	9.2 Trademarks.....	<b>11</b>
5.3 Recommended Operating Conditions.....	<b>4</b>	9.3 Electrostatic Discharge Caution.....	<b>11</b>
5.4 Thermal Resistance Characteristics.....	<b>4</b>	9.4 Glossary.....	<b>11</b>
5.5 Electrical Characteristics.....	<b>5</b>	<b>10 Revision History</b> .....	<b>11</b>
5.6 Switching Characteristics.....	<b>5</b>	<b>11 Mechanical, Packaging, and Orderable</b> <b>Information</b> .....	<b>11</b>
5.7 Typical Characteristics.....	<b>6</b>		
<b>6 Parameter Measurement Information</b> .....	<b>7</b>		

## 4 Pin Configuration and Functions



**Figure 4-1. D (SOIC) or P (PDIP) Package  
(Top View)**

**Table 4-1. Pin Functions**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
V <sub>CC</sub>	1	POW	5V (+/-5%) Positive Supply Connection Pin
1OUT	2	O	Single Ended Output for Channel 1 Differential Receiver
2OUT	3	O	Single Ended Output for Channel 2 Differential Receiver
GND	4	GND	Device Ground
2IN-	5	I	Inverting Differential Input for Channel 2's Differential Receiver
2IN+	6	I	Non-Inverting Differential Input for Channel 2's Differential Receiver
1IN-	7	I	Inverting Differential Input for Channel 1's Differential Receiver
1IN+	8	I	Non-Inverting Differential Input for Channel 1's Differential Receiver

(1) Signal Types: I = Input, O = Output, I/O = Input or Output, POW = Power, GND = Ground.

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range (see Note 1)	-0.5	7	V
V <sub>I</sub>	Input voltage		±15	V
V <sub>ID</sub>	Differential input voltage (see (3))		±15	V
V <sub>O</sub>	Output voltage range (see (2))	-0.5	5.5	V
I <sub>OL</sub>	Low-level output current		50	mA
	Continuous total dissipation	See Dissipation Rating Table		
T <sub>A</sub>	Operating free-air temperature range	0	70	°C
T <sub>stg</sub>	Storage temperature range	-65	150	°C
	Lead temperature 1.6mm (1/16 inch) from case for 10 seconds		260	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential input voltage, are with respect to the network ground terminal.

(3) Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.

### 5.2 Dissipation Rating Table

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	OPERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING
D	725mW	5.8mW/°C	464mW
P	1000mW	8.0mW/°C	640mW

### 5.3 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
Common-mode input voltage, V <sub>IC</sub>			±7	V
Operating free-air temperature, T <sub>A</sub>	0		70	°C

### 5.4 Thermal Resistance Characteristics

THERMAL METRIC <sup>(1)</sup>		D (SOIC)	P (PDIP)	UNIT
		8 Pins	8 Pins	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	116.7	65.7	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	56.3	54.7	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	63.4	42.1	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	8.8	23	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	62.6	41.7	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

## 5.5 Electrical Characteristics

over recommended ranges of supply voltage, common-mode input voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT	
V <sub>IT+</sub>	Positive-going input threshold voltage	See <sup>(4)</sup>		0.2		0.4	V	
				0.4				
V <sub>IT-</sub>	Negative-going input threshold voltage	See <sup>(4)</sup>		-0.2		-0.4 <sup>(2)</sup>	V	
				-0.4 <sup>(2)</sup>				
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> -V <sub>IT-</sub> )			70		mV		
V <sub>OH</sub>	High-level output voltage	V <sub>ID</sub> = 0.2V,	I <sub>O</sub> = -1mA	2.5	1.5	V		
V <sub>OL</sub>	Low-level output voltage	V <sub>ID</sub> = -0.2V,	I <sub>O</sub> = 20mA	0.35		0.5	V	
I <sub>I</sub>	Input current	V <sub>CC</sub> = 0 to 5.5V,	V <sub>I</sub> = 10V	1.1		1.25	mA	
		See <sup>(5)</sup>	V <sub>I</sub> = -10V	-1.6		-1.25		
I <sub>os</sub>	Short-circuit output current <sup>(3)</sup>	V <sub>O</sub> = 0,	V <sub>ID</sub> = 0.2V	-40	-75	-100	mA	
I <sub>cc</sub>	Supply current	V <sub>ID</sub> = -0.5V,	No load	35		50	mA	

- (1) All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.
- (2) The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels only.
- (3) Only one output should be shorted at a time, and duration of the short circuit should not exceed one second.
- (4) The expanded threshold parameter is tested with a 500-Ω resistor in series with each input.
- (5) The input not under test is grounded.

## 5.6 Switching Characteristics

V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	C <sub>L</sub> = 30pF, See <a href="#">Figure 6-1</a>	15		25	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output		13		25	ns

## 5.7 Typical Characteristics




Figure 5-1. Output Voltage vs Differential Input Voltage




Figure 5-2. Output Voltage vs Differential Input Voltage




Figure 5-3. High-level Output Voltage vs High-level Output Current




Figure 5-4. Low-level Output Voltage vs Low-level Output Current





Figure 5-5. Supply Current vs Supply Voltage

## 6 Parameter Measurement Information



- A.  $C_L$  includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics:  $t_r \leq 5$  ns,  $t_f \leq 5$  ns, PRR  $\leq 5$  MHz, duty cycle = 50%.

**Figure 6-1. Test Circuit and Voltage Waveform**

## 7 Detailed Description

### 7.1 Device Functional Modes

Table 7-1. Functional Table (Each Receiver)

DIFFERENTIAL INPUTS A – B (V <sub>ID</sub> )	ENABLES <sup>(1)</sup>		OUTPUT Y
	G	$\bar{G}$	
$V_{ID} \leq -0.2 \text{ V}$	H	X	L
	X	L	
$-0.2 \text{ V} < V_{ID} < -0.01 \text{ V}$	H	X	?
	X	L	
$-0.01 \text{ V} \leq V_{ID}$	H	X	H
	X	L	
X	L	H	Z
	OPEN	OPEN	
Short circuit	H	X	H
	X	L	
Open circuit	H	X	H

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), ? = indeterminate





Figure 7-1. Equivalent Input and Output Schematic Diagrams

### 7.1.1 Schematics of Inputs and Outputs



## 8 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Typical Application




Figure 8-1. EIA/TIA-422-B System Applications

## 9 Device and Documentation Support

### 9.1 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 9.2 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 9.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.4 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (May 1995) to Revision C (January 2024)	Page
• Changed the numbering format for tables, figures, and cross-references throughout the document.....	<a href="#">1</a>

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
UA9637ACD	Obsolete	Production	SOIC (D)   8	-	-	Call TI	Call TI	0 to 70	9637AC
UA9637ACDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	9637AC
UA9637ACDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	9637AC
UA9637ACDRE4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	9637AC
UA9637ACDRG4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	9637AC
UA9637ACP	Active	Production	PDIP (P)   8	50   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	UA9637ACP
UA9637ACP.A	Active	Production	PDIP (P)   8	50   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	UA9637ACP
UA9637ACPS	Active	Production	SO (PS)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-	UA9637A
UA9637ACPS.A	Active	Production	SO (PS)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	UA9637A

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative


---

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**TAPE AND REEL INFORMATION**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UA9637ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UA9637ACDR	SOIC	D	8	2500	353.0	353.0	32.0

**TUBE**


\*All dimensions are nominal


Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T ( $\mu$ m)	B (mm)
UA9637ACP	P	PDIP	8	50	506	13.97	11230	4.32
UA9637ACP.A	P	PDIP	8	50	506	13.97	11230	4.32
UA9637ACPS	PS	SOP	8	80	530	10.5	4000	4.1
UA9637ACPS.A	PS	SOP	8	80	530	10.5	4000	4.1

# PACKAGE OUTLINE

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

---

## MECHANICAL DATA

PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE






NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

PS (R-PDSO-G8)

PLASTIC SMALL OUTLINE

Example Board Layout  
(Note C)Stencil Openings  
(Note D)Example  
Non Soldermask Defined PadExample  
Pad Geometry  
(See Note C)Example  
Non-Solder Mask Opening  
(See Note E)


4212188/A 09/11

NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate designs.
- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MS-001 variation BA.

4040082/E 04/2010

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated