



## Product Change Notification / SYST-05 UHZG210

---

**Date:**

08-Oct-2020

**Product Category:**

Wireless Modules

**PCN Type:**

Document Change

**Notification Subject:**

ERRATA - PIC32MZ-W1 MCU and WFI32E01 Module Errata

**Affected CPNs:**

[SYST-05 UHZG210\\_Affected\\_CPN\\_10082020.pdf](#)

[SYST-05 UHZG210\\_Affected\\_CPN\\_10082020.csv](#)

**Notification Text:**

SYST-05 UHZG210

Microchip has released a new Product Documents for the PIC32MZ-W1 MCU and WFI32E01 Module Errata of devices. If you are using one of these devices please read the document located at [PIC32MZ-W1 MCU and WFI32E01 Module Errata](#).

**Notification Status:** Final

**Description of Change:** Initial release.

**Impacts to Data Sheet:** None

**Reason for Change:** To Improve Productivity

**Change Implementation Status:** Complete

**Date Document Changes Effective:** 08 Oct 2020

**NOTE:** Please be advised that this is a change to the document only the product has not been changed.

**Markings to Distinguish Revised from Unrevised Devices:** N/A

## **Attachments:**

[PIC32MZ-W1 MCU and WFI32E01 Module Errata](#)

Please contact your local [Microchip sales office](#) with questions or concerns regarding this notification.

## **Terms and Conditions:**

If you wish to receive Microchip PCNs via email please register for our PCN email service at our [PCN home page](#) select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the [PCN FAQ](#) section.

If you wish to change your PCN profile, including opt out, please go to the [PCN home page](#) select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

Affected Catalog Part Numbers (CPN)

PIC32MZ1025W104132-I/NX

WFI32E01PC-I

WFI32E01PCI

WFI32E01PE-I

---

## PIC32MZ1025W104 MCU and WFI32E01 Module with Wi-Fi® and Hardware-based Security Accelerator Errata


---

The PIC32MZ W1 Family of devices that you have received conform functionally to the current Device Data Sheet (DS70005425), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in [Table 1](#). The silicon issues are summarized in [Table 2](#).

The silicon revision level can be identified using the current version of MPLAB® X IDE and Microchip's programmers, debuggers and emulation tools, which are available at the Microchip corporate website ([www.microchip.com](http://www.microchip.com)).

For example, to identify the silicon revision level using MPLAB X IDE in conjunction with a hardware debugger:

1. Using the appropriate interface, connect the device to the hardware debugger.
2. Open an MPLAB X IDE project.
3. Configure the MPLAB X IDE project for the appropriate device and hardware debugger.
4. Select *Window > Dashboard*, then click the **Refresh Debug Tool Status** icon (  ).
5. The part number and the Device and Revision ID values appear in the **Output** window.

**Note:** If you are unable to extract the silicon revision level, visit [support.microchip.com](http://support.microchip.com) or contact your local Microchip sales office.

The Device and Revision ID values for the PIC32MZ1025W104 silicon are shown in [Table 1](#).

**TABLE 1: SILICON DEVICE AND REVISION DETAILS**

| Part Number     | Device ID  | Revision ID for Silicon Revision |
|-----------------|------------|----------------------------------|
|                 |            | A1                               |
| PIC32MZ1025W104 | 0x80C03053 | X                                |

# PIC32MZ W1 and WFI32E01 Errata Sheet

**TABLE 2: SILICON ISSUE SUMMARY**

| Module           | Feature                    | Issue | Issue Summary   | Affected Revisions |
|------------------|----------------------------|-------|---|--------------------|
|                  |                            |       |   | A1                 |
| ADC              | Level Trigger              | 1.    | The ADC level trigger does not perform burst conversions in Debug mode.   | X                  |
| ADC              | Scan                       | 2.    | Scan list conversion restarts without finishing the current scan list if a new trigger occurs before the scan completion with ADC2 (shared ADC).                                | X                  |
| CAN              | Interrupt                  | 3.    | The CAN Wake Interrupt Flag bit, WAKIF, is set even when the CAN module is disabled.  | X                  |
| CAN              | CAN                        | 4.    | The CAN FIFO abort operation during transmission does not set the TXABAT bit in FIFO-CON register.  | X                  |
| Crypto           | Partial Packet             | 5.    | The cryptographic DMA module does not support partial packet processing.  | X                  |
| Crypto           | Zero Length Packet         | 6.    | Using the crypto DMA on an empty hash string will cause the peripheral to time out and not return a valid hash.   | X                  |
| I <sup>2</sup> C | I <sup>2</sup> C Slave     | 7.    | The 7-bit address that matches the 10-bit upper address value (111_10xx_xxx) is not accepted regardless of the STRICT bit setting.  | X                  |
| I <sup>2</sup> C | Speed                      | 8.    | The I <sup>2</sup> C module does not meet the low period of the SCL clock (t <sub>LOW</sub> ) parameter from the I <sup>2</sup> C specification for clock frequency >= 400 kHz. | X                  |
| ICSP             | TDO                        | 9.    | The TDO pin becomes an output and toggles while programming on any ICSP™ PGECx/PGEDx pair.  | X                  |
| Oscillators      | Clock Switching            | 10.   | Some clock switching combinations result in PLL locking failure.  | X                  |
| Oscillators      | RODIV Failure              | 11.   | Failures at random voltage and temperature when the RODIV are set to a higher value.  | X                  |
| Ports            | Pin Remapping              | 12.   | All remappable output configuration registers (RPA, RPB, RPC, and RPK) are always read 0.   | X                  |
| SPI              | Block Transmission         | 13.   | The SRMT bit incorrectly indicates the end of transmission for the last PBCLK.  | X                  |
| SQI              | Special Function Registers | 14.   | The CPU stalls if the SQI Special Function Registers are read before the REFCLKO2 clock is enabled after a Reset.   | X                  |
| SQI              | SQI                        | 15.   | Reading the SQI registers with the default value causes a debug port failure/target Reset.  | X                  |
| Timer1           | Asynchronous Counter       | 16.   | Timer1 in Asynchronous External Counter mode does not reflect the first count from an external T1CLK input.   | X                  |
| Timer1           | TMR1 Register              | 17.   | The TMR1 register of Timer1 in Asynchronous mode remains at the initial set value for five external clock pulses after wake-up from Sleep mode.                                 | X                  |
| Timer1           | Asynchronous Mode          | 18.   | Timer1 counts beyond the period value in Asynchronous mode when the period is 0x01.   | X                  |
| Timer1           | TMR1 Register Write        | 19.   | Back-to-back writes to the TMR1 register are not allowed for four PBCLK cycles.   | X                  |

**TABLE 2: SILICON ISSUE SUMMARY (CONTINUED)**

| Module               | Feature           | Issue | Issue Summary  | Affected Revisions |
|----------------------|-------------------|-------|--|--------------------|
|                      |                   |       |  | A1                 |
| Timer1               | Sleep Async       | 20.   | The TMR1 register of Timer1 in Asynchronous mode remains at the initial set value of five external clock pulses after wake-up from Sleep mode.   | X                  |
| UART                 | TX/RX Interrupt   | 21.   | A UART Transmit Interrupt (UTXISEL[1:0] bits (UxSTA[15:14]) = '0b00) is generated and asserted while the transmit buffer contains at least one empty space and the UART Receiver Interrupt Flag bit (URXISEL[1:0] bits (UxSTA[7:6]) = '0b00) is asserted while the receive buffer is not empty and non-functional. | X                  |
| UART                 | TX Interrupt      | 22.   | A UART Transmit Interrupt (UTXISEL[1:0] bits = '0b01) is generated, but does not remain asserted when all of the characters have been transmitted.   | X                  |
| UART                 | TX Interrupt      | 23.   | A UART Transmit Interrupt (UTXISEL[1:0] bits = '0b10) is generated but does not remain asserted while the transmit buffer is empty.  | X                  |
| UART                 | RX Interrupt      | 24.   | The UART Receive Interrupt flag (URXISEL[1:0] bits = '0b01) is asserted only when the receive buffer equals one-half full and not when the receive buffer is greater than one-half full.   | X                  |
| UART                 | RX Interrupt      | 25.   | The UART Receive Interrupt Flag bit (URXISEL[1:0] bits = '0b10) is asserted only when the receive buffer equals three-quarters full and not when the receive buffer is greater than three-quarters full.   | X                  |
| UART                 | Data Transmission | 26.   | The UART operation using PPS pins may fail with higher baud rates.   | X                  |
| Watchdog Timer (WDT) | WDT               | 27.   | WDT does not reset the device if WDT writes are performed outside of the WDT window.   | X                  |
| Watchdog Timer (WDT) | WDT               | 28.   | WDT does not reset the CPU within the expected time period across the voltage and temperature ranges.  | X                  |

# PIC32MZ W1 and WFI32E01 Errata Sheet

## Silicon Errata Issues

### 1. Module: ADC

The ADC level trigger does not perform burst conversions in Debug mode.

#### Work around

None.

#### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

### 2. Module: ADC

The scan list conversions defined in the ADCCSS1 register will restart without finishing the current scan list and do not generate an EOSRDY bit (ADCCON2[29]) end of scan interrupt status if a new trigger event from the STRGSRC[4:0] bits (ADCCON1[20:16]) trigger source occurs before the scan list completion on the shared ADC2 core.

#### Work around

Ensure that the STRGSRC[4:0] bits trigger source repetition rate > (sample + conversion) times of the sum of all ANx inputs defined in the ADCCSS1/ADCCSS2 registers.

#### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

### 3. Module: CAN

Clear the WAKIF (CxINT[14]) bit prior to enabling the CAN peripheral.

#### Work around

During the CAN initialization and before enabling the CAN peripheral, clear the WAKIF bit in the user code and this work around is implemented in Harmony.

#### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

### 4. Module: CAN

The CAN FIFO aborts the operation during transmission without setting the TXABAT bit in the FIFOCON register.

#### Work around

None.

#### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

### 5. Module: Crypto

Attempting to run part of a cryptographic packet through the peripheral may not result in a usable initial vector for continuing the cryptographic operation.

#### Work around

Do not interrupt a cryptographic operation with another, instead, always process a hash completely.

#### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

### 6. Module: Crypto

Using the crypto DMA on an empty hash string will cause the peripheral to time out and not return a valid hash.

#### Work around

Use the fixed known hash of the empty string.

#### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

### 7. Module: I<sup>2</sup>C

The 7-bit address that matches the 10-bit upper address value (111\_10xx\_xxx) is not accepted regardless of the STRICT bit setting.

#### Work around

None.

#### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## 8. Module: I<sup>2</sup>C

The I<sup>2</sup>C module does not meet the low period of the SCL clock ( $t_{LOW}$ ) parameter from the I<sup>2</sup>C specification for clock frequency  $\geq 400$  kHz.

### Work around

None.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## 9. Module: ICSP

The TDO pin becomes an output and toggles while programming on any ICSP™ PGECx/PGEDx pair.

### Work around

None.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## 10. Module: Oscillators

A failure in switching from any PLL clock source to UPLL leads to device Reset.

**Note:** All the switching is to their respective maximum clock frequency.

### Work around

If there is a requirement to switch any PLL clock source to UPLL, switch to the FRC clock first, and, then, to the UPLL.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## 11. Module: Oscillators

Failures seen at random voltage and temperature when the RODIV[14:0] are set to higher value (i.e., 0x7FFF and 0x3FFE) and when SYSPLL is 200 MHz to achieve 3 kHz and 6 kHz, respectively.

### Work around

The reference clock of 3 kHz can be achieved when:

1. The SYSCLK is 100 MHz with POSC as the source.
2. The SYSCLK is 200 MHz with FRC as the source.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## 12. Module: Ports

All remappable output configuration registers (RPA, RPB, RPC, and RPK) always read 0.

### Work around

None.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## 13. Module: SPI

Just before the last block of a transmission is shifted out to the SPI pins, the SRMT bit may incorrectly indicate that the transmission is done. However, this does not affect the Transmit Buffer Empty Interrupt (STXISEL = 0).

### Work around

Use the interrupt indication bit to determine the end of transmission.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |



## 14. Module: SQI

After a Reset, the first access to the SQI SFRs must be a write. A read access can stall the CPU, requiring a Reset to clear. The typical initialization code may include a write to the SQIEN bit. The SQI1CFGbits.SQIEN=0 instruction is a read, modify and write sequence. After a Reset, this sequence will stall the CPU. Similarly, only reading the SQI SFRs will stall the CPU if that read is the first access after a Reset.

### Work around

Enable the REFCLKO2 before reading the registers from the SQI peripheral. Do not use the "SQI1CFGbits.SQIEN=0" instruction to enable the SQI, instead use the "SQI1CFGCLR=\_SQICFG\_SQIEN\_MASK" instruction.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## 15. Module: SQI

Reading the SQI registers with the default value causes a debug port failure/target reset.

### Work around

If the SQI is used, then program the SQI1CFG register to 2'b01(CPU mode) in the boot code.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## 16. Module: Timer1

In Asynchronous External Counter mode, (i.e., TCS bit (T1CON[1] = 1), TSYNC bit (T1CON[2] = 0) and TECS[1:0] (T1CON[9:8] = '0b01)), the Timer1 register (TMR1) does not reflect the first count from an external T1CLK input.

### Work around

Always add 1 to the Timer1 count value to reflect the first count from an external T1CLK input.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## 17. Module: Timer1

In Asynchronous External Counter mode, (i.e., TCS bit (T1CON[1] = 1), TSYNC bit (T1CON[2] = 0), and TECS[1:0] (T1CON[9:8] = '0b01)), the Timer1 register (TMR1) remains at the initial set value for five external clock pulses after wake-up from Sleep mode.

### Work around

None.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## 18. Module: Timer1

Timer1 counts beyond the period value in Asynchronous mode when the period is 0x01.

### Work around

Set the Timer1 period, PR1, to a value greater than 1.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## 19. Module: Timer1

Back-to-back CPU writes to the TMR1 register are not allowed within four PBCLK cycles.

### Work around

None.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## 20. Module: Timer1

The TMR1 register of Timer1 in Asynchronous mode (i.e., TCS bit (T1CON[1] = 1, TSYNC bit (T1CON[2] = 0, and TECS[1:0] bits (T1CON[9:8]) are greater than '0b01), remains at the initial set value for 5 external clock pulses after the wake-up from Sleep mode.

### Work around

None.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## 21. Module: UART

A UART Transmit Interrupt (UTXISEL[1:0] bits (UxSTA[15:14]) = '0b00) is generated and asserted while the transmit buffer contains at least one empty space and the UART Receiver Interrupt Flag bit (URXISEL[1:0] bits (UxSTA[7:6]) = '0b00) is asserted while the receive buffer is not empty and non-functional.

### Work around

None.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## 22. Module: UART

A UART Transmit Interrupt (UTXISEL[1:0] bits = '0b01) is generated but does not remain asserted even when all of the characters have been transmitted. Once the IFSx bit is cleared by the user, it does not remain asserted even while all characters have been transmitted. This behavior compounded with finite interrupt latency can create a race condition amongst subsequent TX interrupts.

### Work around

To avoid the race condition, clear the UARTx IFSx flag before writing a new value to the TX Buffer, UxTXREG, in the ISR.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## 23. Module: UART

The UART Transmit UTXISEL[1:0] bits = '0b10 Interrupt is generated but does not remain asserted while the transmit buffer is empty. Once the IFS bit is cleared by the user, it does not remain asserted even while the transmit buffer is empty. This behavior compounded with finite interrupt latency can create a race condition amongst subsequent TX interrupts.

### Work around

To avoid the race condition, clear the UARTx IFS flag before writing a new value to the TX Buffer, UxTXREG, in the ISR.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## 24. Module: UART

The UART Receive Interrupt Flag (URXISEL[1:0] bits = '0b01) is asserted only when the receive buffer equals one-half full and not when the receive buffer is greater than one-half full.

### Work around

Before exiting the UART RX ISR, ensure all the contents of the RX Buffer have been read, by reading the contents of the RX Buffer in the ISR until the URXDA bit (UxSTA[0]) is cleared and this work around is implemented in Harmony.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## 25. Module: UART

The UART Receive Interrupt Flag bit (URXISEL[1:0] bits = '0b10) is asserted only when the receive buffer equals three-quarters full and not when the receive buffer is greater than three-quarters full.

### Work around

Before exiting the UART RX ISR, ensure the entire contents of the RX Buffer have been read by reading the contents of the RX Buffer in the ISR until the URXDA bit (UxSTA[10]) is cleared and this work around is implemented in Harmony.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## 26. Module: UART

When the UART channel is selected using the PPS feature for the TX pins, the transmitted string may fail to send the correct characters in high baud rates. The issue occurs randomly on any Voltage and Temperature, and is rare. The issue appears only on UART2 and UART3.

### Work around

Use the FRC clock as the baud clock source to use the UART in high baud rate with the PPS feature.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## 27. Module: Watchdog Timer (WDT)

The WDT does not reset the device if the WDT writes are performed outside of the WDT window.

### Work around

None.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## 28. Module: Watchdog Timer (WDT)

When LPRC is used as a WDT source prescaler, the WDT does not cause a CPU Reset within the time period expected by the WDTPS configurations. The following table shows the WDT and prescaler values, with their corresponding expected reset period and mean values.

**TABLE 3: WDTPS CONFIGURATION**

| PS Value | Input Clock | Expected Time Period | Mean Value |
|----------|-------------|----------------------|------------|
| 0xA      | LPRC        | 1s                   | 1.026s     |
| 0xB      | LPRC        | 2s                   | 2.025s     |
| 0xA      | LPRC        | 1s                   | 1.439s     |
| 0xB      | LPRC        | 2s                   | 2.357s     |

### Work around

None.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A1 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

**APPENDIX A: DOCUMENT  
REVISION HISTORY**

**Rev A (September 2020)**

Initial release.



---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeelQ, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzr, PackTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-6552-2

For information regarding Microchip's Quality Management Systems, please visit [www.microchip.com/quality](http://www.microchip.com/quality).

## Worldwide Sales and Service

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/support>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Austin, TX**  
Tel: 512-257-3370

**Boston**  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Dallas**  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**  
Novi, MI  
Tel: 248-848-4000

**Houston, TX**  
Tel: 281-894-5983

**Indianapolis**  
Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453  
Tel: 317-536-2380

**Los Angeles**  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608  
Tel: 951-273-7800

**Raleigh, NC**  
Tel: 919-844-7510

**New York, NY**  
Tel: 631-435-6000

**San Jose, CA**  
Tel: 408-735-9110  
Tel: 408-436-4270

**Canada - Toronto**  
Tel: 905-695-1980  
Fax: 905-695-2078

### ASIA/PACIFIC

**Australia - Sydney**  
Tel: 61-2-9868-6733

**China - Beijing**  
Tel: 86-10-8569-7000

**China - Chengdu**  
Tel: 86-28-8665-5511

**China - Chongqing**  
Tel: 86-23-8980-9588

**China - Dongguan**  
Tel: 86-769-8702-9880

**China - Guangzhou**  
Tel: 86-20-8755-8029

**China - Hangzhou**  
Tel: 86-571-8792-8115

**China - Hong Kong SAR**  
Tel: 852-2943-5100

**China - Nanjing**  
Tel: 86-25-8473-2460

**China - Qingdao**  
Tel: 86-532-8502-7355

**China - Shanghai**  
Tel: 86-21-3326-8000

**China - Shenyang**  
Tel: 86-24-2334-2829

**China - Shenzhen**  
Tel: 86-755-8864-2200

**China - Suzhou**  
Tel: 86-186-6233-1526

**China - Wuhan**  
Tel: 86-27-5980-5300

**China - Xian**  
Tel: 86-29-8833-7252

**China - Xiamen**  
Tel: 86-592-2388138

**China - Zhuhai**  
Tel: 86-756-3210040

### ASIA/PACIFIC

**India - Bangalore**  
Tel: 91-80-3090-4444

**India - New Delhi**  
Tel: 91-11-4160-8631

**India - Pune**  
Tel: 91-20-4121-0141

**Japan - Osaka**  
Tel: 81-6-6152-7160

**Japan - Tokyo**  
Tel: 81-3-6880-3770

**Korea - Daegu**  
Tel: 82-53-744-4301

**Korea - Seoul**  
Tel: 82-2-554-7200

**Malaysia - Kuala Lumpur**  
Tel: 60-3-7651-7906

**Malaysia - Penang**  
Tel: 60-4-227-8870

**Philippines - Manila**  
Tel: 63-2-634-9065

**Singapore**  
Tel: 65-6334-8870

**Taiwan - Hsin Chu**  
Tel: 886-3-577-8366

**Taiwan - Kaohsiung**  
Tel: 886-7-213-7830

**Taiwan - Taipei**  
Tel: 886-2-2508-8600

**Thailand - Bangkok**  
Tel: 66-2-694-1351

**Vietnam - Ho Chi Minh**  
Tel: 84-28-5448-2100

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4485-5910  
Fax: 45-4485-2829

**Finland - Espoo**  
Tel: 358-9-4520-820

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Garching**  
Tel: 49-8931-9700

**Germany - Haan**  
Tel: 49-2129-3766400

**Germany - Heilbronn**  
Tel: 49-7131-72400

**Germany - Karlsruhe**  
Tel: 49-721-625370

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Germany - Rosenheim**  
Tel: 49-8031-354-560

**Israel - Ra'anana**  
Tel: 972-9-744-7705

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Italy - Padova**  
Tel: 39-049-7625286

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Norway - Trondheim**  
Tel: 47-7288-4388

**Poland - Warsaw**  
Tel: 48-22-3325737

**Romania - Bucharest**  
Tel: 40-21-407-87-50

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**Sweden - Gothenberg**  
Tel: 46-31-704-60-40

**Sweden - Stockholm**  
Tel: 46-8-5090-4654

**UK - Wokingham**  
Tel: 44-118-921-5800  
Fax: 44-118-921-5820