



Product Change Notification - SYST-23QATF255

Date:

25 Oct 2019

Product Category:

8-bit Microcontrollers

Affected CPNs:**Notification subject:**

ERRATA - ATtiny1616/3216 Silicon Errata and Data Sheet Clarification

Notification text:

SYST-23QATF255

Microchip has released a new Product Documents for the ATtiny1616/3216 Silicon Errata and Data Sheet Clarification of devices. If you are using one of these devices please read the document located at [ATtiny1616/3216 Silicon Errata and Data Sheet Clarification](#).

Notification Status: Final

Description of Change: 1) Updated document template. 2) The ADC errata, ADC Functionality Cannot be Ensured with ADCCLK Above 1.5 MHz for All Conditions, has been split into two separate erratas and rewritten. 3) Added clarifications to ADC, AC and PTC electrical characteristics.

Impacts to Data Sheet: None

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Date Document Changes Effective: 25 Oct 2019

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A

Attachment(s):

[ATtiny1616/3216 Silicon Errata and Data Sheet Clarification](#)

Please contact your local [Microchip sales office](#) with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to receive Microchip PCNs via email please register for our PCN email service at our [PCN home page](#) select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the [PCN FAQ](#) section.

If you wish to change your PCN profile, including opt out, please go to the [PCN home page](#) select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

Affected Catalog Part Numbers (CPN)

ATTINY1616-MBT-V01
ATTINY1616-MBT-V03
ATTINY1616-MBT-V07
ATTINY1616-MBT-V09
ATTINY1616-MBT-VAO
ATTINY1616-MFR
ATTINY1616-MNR
ATTINY1616-MNRA0
ATTINY1616-MZT-V02
ATTINY1616-MZT-V04
ATTINY1616-MZT-VAO
ATTINY1616-SF
ATTINY1616-SFR
ATTINY1616-SN
ATTINY1616-SNR
ATTINY3216-SF
ATTINY3216-SFR
ATTINY3216-SN
ATTINY3216-SNR



ATtiny1616/3216

ATtiny1616/3216 Silicon Errata and Data Sheet Clarification

The ATtiny1616/3216 devices you have received conform functionally to the current device data sheet ([DS40001997](#)), except for the anomalies described in this document. The erratas described in this document will likely be addressed in future revisions of the ATtiny1616/3216 devices.

Note:

- This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current.
- Refer to the Device/Revision ID section in the current device data sheet ([DS40001997](#)) for more detailed information on Device Identification and Revision IDs for your specific device, or contact your local Microchip sales office for assistance.

1. Silicon Issue Summary

Legend

- Erratum is not applicable.
- X** Erratum is applicable.
- * This silicon revision was never released to production.

Peripheral	Short Description	Valid for Silicon Revision			
		ATtiny1616	ATtiny3216		
		Rev. A	Rev. A	Rev. B	Rev. C
AC	2.2.1 AC Interrupt Flag Not Set Unless Interrupt is Enabled	X	*	*	-
	2.2.2 False Triggers May Occur Under Certain Conditions	X	*	*	-
	2.2.3 False Triggering When Sweeping Negative Input of the AC When the Low-Power Mode is Disabled	X	*	*	-
ADC	2.3.1 SAMPDLY and ASDV Does Not Work Together With SAMPLEN	X	*	*	-
	2.3.2 Pending Event Stuck When Disabling the ADC	X	*	*	-
	2.3.3 ADC Functionality Cannot be Ensured with CLKADC Above 1.5 MHz and a Setting of 25% Duty Cycle	X	*	*	X
	2.3.4 ADC Performance Degrades with CLKADC Above 1.5 MHz and VDD < 2.7V	X	*	*	X
	2.3.5 ADC Interrupt Flags Cleared When Reading RESH	X	*	*	-
	2.3.6 Changing ADC Control Bits During Free-Running Mode not Working	X	*	*	-
	2.3.7 One Extra Measurement Performed After Disabling ADC Free-Running Mode	X	*	*	X
	2.3.8 ADC Wake-Up with WCOMP	X	*	*	-
CCL	2.4.1 Connecting LUTs in Linked Mode Require OUTEN Set to '1'	X	*	*	-
	2.4.2 D-latch is Not Functional	X	*	*	-
RTC	2.5.1 Any Write to the RTC.CTRLA Register Resets the RTC and PIT Prescaler	X	*	*	-
	2.5.2 Disabling the RTC Stops the PIT	X	*	*	-
TCB	2.6.1 Minimum Event Duration Must Exceed the Selected Clock Period	X	*	*	X
	2.6.2 The TCB Interrupt Flag is Cleared When Reading CCMPH	X	*	*	-
	2.6.3 TCB Input Capture Frequency and Pulse-Width Measurement Mode Not Working with Prescaled Clock	X	*	*	-
	2.6.4 The TCA Restart Command Does Not Force a Restart of TCB	X	*	*	X

.....continued					
Peripheral	Short Description	Valid for Silicon Revision			
		ATtiny1616	ATtiny3216		
		Rev. A	Rev. A	Rev. B	Rev. C
TCD	2.7.1 TCD Event Output Lines May Give False Events	X	*	*	-
	2.7.2 TCD Auto-Update Not Working	X	*	*	-
TWI	2.8.1 TIMEOUT Bits in the TWI.MCTRLB Register are Not Accessible	X	*	*	-
	2.8.2 TWI Master Mode Wrongly Detects the Start Bit as a Stop Bit	X	*	*	-
	2.8.3 TWI Smart Mode Gives Extra Clock Pulse	X	*	*	-
	2.8.4 The TWI Master Enable Quick Command is Not Accessible	X	*	*	-
USART	2.9.1 TXD Pin Override Not Released When Disabling the Transmitter	X	*	*	X
	2.9.3 Frame Error on a Previous Message May Cause False Start Bit Detection	X	*	*	-

2. Silicon Errata Issues

2.1 Errata Details

- Erratum is not applicable.
- X** Erratum is applicable.
- * This silicon revision was never released to production.

2.2 AC - Analog Comparator

2.2.1 AC Interrupt Flag Not Set Unless Interrupt is Enabled

ACn.STATUS.CMP is not set if the ACn.INTCTRL.CMP is not set.

Work around

Enable ACn.INTCTRL.CMP or use ACn.STATUS.STATE for polling.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	-					

2.2.2 False Triggers May Occur Under Certain Conditions

False triggers may occur on falling input pin:

- If the slew rate on the input signal is greater than 2 V/ μ s for common-mode voltage below 0.5V
- If the slew rate on the input signal is greater than 10 V/ μ s for common-mode voltage above 0.5V
- If the slew rate on the input signal is greater than 10 V/ μ s for any common-mode voltage and Low-Power mode is enabled

Work around

None.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	-					

2.2.3 False Triggering When Sweeping Negative Input of the AC When the Low-Power Mode is Disabled

A false trigger may occur if sweeping the negative input of the AC with a negative slope, and the AC has Low-Power mode disabled.

Work around

Enable Low-Power mode in AC.CTRLA.LPMODE.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	-					

2.3 ADC - Analog-to-Digital Converter**2.3.1 SAMPDLY and ASDV Does Not Work Together With SAMPLEN**

Using SAMPCTRL.SAMPLEN at the same time as CTRLD.SAMPDLY or CTRLD.ASDV will cause an unpredictable sampling length.

Work around

When setting SAMPCTRL.SAMPLEN greater than 0x0, the CTRLD.SAMPDLY and CTRLD.ASDV must be cleared.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	-					

2.3.2 Pending Event Stuck When Disabling the ADC

If the ADC is disabled during an event-triggered conversion, the event will not be cleared.

Work around

Clear ADC.EVCTRL.STARTEI and wait for the conversion to complete before disabling the ADC.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	-					

2.3.3 ADC Functionality Cannot be Ensured with CLK_{ADC} Above 1.5 MHz and a Setting of 25% Duty Cycle

The ADC functionality cannot be ensured if CLK_{ADC} > 1.5 MHz with ADCn.CALIB.DUTYCYC set to '1'.

Work around

If ADC is operated with CLK_{ADC} > 1.5 MHz, ADCn.CALIB.DUTYCYC must be set to '0' (50% duty cycle).

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	X					

2.3.4 ADC Performance Degrades with CLK_{ADC} Above 1.5 MHz and VDD < 2.7V

The ADC INL performance degrades if CLK_{ADC} > 1.5 MHz and ADCn.CALIB.DUTYCYC set to '0' for VDD < 2.7V.

Work around

None.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	X					

2.3.5 ADC Interrupt Flags Cleared When Reading RESH

ADCn.INTFLAGS.RESRDY and ADCn.INTFLAGS.WCOMP are cleared when reading ADCn.RESH.

Work around

In 8-bit mode, read ADCn.RESH to clear the flag or clear the flag directly.

Affected Silicon Revisions

ATtiny1616							
Rev. A							

.....continued							
ATtiny1616							
X							
ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	-					

2.3.6 Changing ADC Control Bits During Free-Running Mode not Working

If control signals are changed during Free-Running mode, the new configuration is not properly taken into account in the next measurement. This is valid for the ADC.CTRLB, ADC.CTRLC, ADC.SAMPCTRL registers and the ADC.MUXPOS, ADC.WINLT and ADC.WINHT registers.

Work around

Disable ADC Free-Running mode before updating the ADC.CTRLB, ADC.CTRLC, ADC.SAMPCTRL, ADC.MUXPOS, ADC.WINLT or ADC.WINHT registers.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							
ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	-					

2.3.7 One Extra Measurement Performed After Disabling ADC Free-Running Mode

The ADC may perform one additional measurement after clearing ADCn.CTRLA.FREERUN.

Work around

Write ADCn.CTRLA.ENABLE to '0' to stop the Free-Running mode immediately.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							
ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	X					

2.3.8 ADC Wake-Up with WCOMP

When waking up from STANDBY Sleep mode with ADC WCOMP interrupt, the ADC is disabled for a few cycles before the device enters ACTIVE mode. A new INITDLY is required before the next conversion.

Work around

Use INITDLY before the next conversion.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	-					

2.4 CCL - Configurable Custom Logic

2.4.1 Connecting LUTs in Linked Mode Require OUTEN Set to '1'

Connecting the LUTs in linked mode require LUTnCTRLA.OUTEN set to '1' for the LUT providing the input source.

Work around

Use an event channel to link the LUTs or do not use the corresponding I/O pin for other purposes.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	-					

2.4.2 D-latch is Not Functional

The CCL D-latch is not functional.

Work around

None.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	-					

2.5 RTC - Real-Time Counter

2.5.1 Any Write to the RTC.CTRLA Register Resets the RTC and PIT Prescaler

Any write to the RTC.CTRLA register resets the RTC and PIT prescaler.

Work around

None.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	-					

2.5.2 Disabling the RTC Stops the PIT

Writing RTC.CTRLA.RTCEN to '0' will stop the PIT.

Writing RTC.PITCTRLA.PITEN to '0' will stop the RTC.

Work around

Do not disable the RTC or the PIT if any of the modules are used.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	-					

2.6 TCB - Timer/Counter B

2.6.1 Minimum Event Duration Must Exceed the Selected Clock Period

Event detection will fail if TCBn receives an input event with a high/low period shorter than the period of the selected clock source (CLKSEL in TCBn.CTRLA). This applies to the TCB modes (CNTMODE in TCBn.CTRLB) *Time-Out Check* and *Input Capture Frequency and Pulse-Width Measurement* mode.

Work around

Ensure that the high/low period of input events is equal to or longer than the period of the selected clock source (CLKSEL in TCBn.CTRLA).

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	X					

2.6.2 The TCB Interrupt Flag is Cleared When Reading CCMPH

TCBn.INTFLAGS.CAPT is cleared when reading TCBn.CCMPH instead of CCMPL.

Work around

Read both TCBn.CCMPL and TCBn.CCMPH.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	-					

2.6.3 TCB Input Capture Frequency and Pulse-Width Measurement Mode Not Working with Prescaled Clock

The TCB Input Capture Frequency and Pulse-Width Measurement mode may lock to Freeze state if CLKSEL in TCB.CTRLA is set to any other value than 0x0.

Work around

Only use CLKSEL equal to 0x0 when using Input Capture Frequency and Pulse-Width Measurement mode.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	-					

2.6.4 The TCA Restart Command Does Not Force a Restart of TCB

The TCA restart command does not force a restart of the TCB when TCB is running in SYNCUPD mode. TCB is only restarted after a TCA OVF.

Work around
None.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	X					

2.7 TCD - Timer/Counter D

2.7.1 TCD Event Output Lines May Give False Events

The TCD event output lines can give out false events.

Work around
Use the delayed event functionality with a minimum of one cycle delay.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	-					

2.7.2 TCD Auto-Update Not Working

The TCD auto-update feature is not working.

Work around
None.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	-					

2.8 TWI - Two-Wire Interface

2.8.1 TIMEOUT Bits in the TWI.MCTRLB Register are Not Accessible

The TIMEOUT bits in the TWI.MCTRLB register are not accessible from software.

Work around

When initializing TWI, BUSSTATE in TWI.MSTATUS should be brought into IDLE state by writing 0x1 to it.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	-					

2.8.2 TWI Master Mode Wrongly Detects the Start Bit as a Stop Bit

If TWI is enabled in Master mode followed by an immediate write to the MADDR register the bus monitor recognizes the Start bit as a Stop bit.

Work around

Wait for a minimum of two clock cycles from TWI.MCTRLA.ENABLE until TWI.MADDR is written.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	-					

2.8.3 TWI Smart Mode Gives Extra Clock Pulse

TWI Master with Smart mode enabled gives an extra clock pulse on the SCL line after sending NACK.

Work around

None.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	-					

2.8.4 The TWI Master Enable Quick Command is Not Accessible

TWI.MCTRLA.QCEN is not accessible from software.

Work around

None.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	-					

2.9 USART - Universal Synchronous and Asynchronous Receiver and Transmitter

2.9.1 TXD Pin Override Not Released When Disabling the Transmitter

The USART will not release the TXD pin override if:

- The USART transmitter is disabled by writing the TXEN bit in USART.CTRLB to '0' while the USART receiver is disabled (RXEN in USART.CTRLB is '0')
- Both the USART transmitter and receiver are disabled at the same time by writing the TXEN and RXEN bits in USART.CTRLB to '0'

Work around

There are two possible work arounds:

- Make sure the receiver is enabled (RXEN in USART.CTRLB is '1') while disabling the transmitter (writing TXEN in USART.CTRLB to '0')
- Writing to any register in the USART after disabling the transmitter will start the USART for long enough to release the pin override of the TXD pin

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	X					

2.9.2 Full Range Duty Cycle Not Supported When Validating LIN Sync Field

For the LIN sync field, the USART is validating each bit to be within $\pm 15\%$ instead of the time between falling edges as described in the LIN specification. This allows a minimum duty cycle of 43.5% and a maximum duty cycle of 57.5%.

Work around

None.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	-					

2.9.3 Frame Error on a Previous Message May Cause False Start Bit Detection

A false start bit detection will trigger if receiving a frame with RXDATAH.FERR set and reading the RXDATA before the RxD line goes high.

Work around

Wait for the RxD pin to go high before reading RXDATA, for instance by polling the bit in PORTn.IN where the RxD pin is located.

Affected Silicon Revisions

ATtiny1616							
Rev. A							
X							

ATtiny3216							
Rev. A	Rev. B	Rev. C					
*	*	-					

3. Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet ([DS40001997](#)):

Note: Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

3.1 Electrical Characteristics

3.1.1 ADC

A clarification has been made to the electrical characteristics for the ADC peripheral:

- Added a note for 50% duty cycle

Table 3-1. Clock and Timing Characteristics

Symbol	Description	Conditions	Min.	Typ.	Max.	Unit
f_{ADC}	Sample rate	$1.1\text{V} \leq V_{\text{REF}}$	15	-	115	ksps
		$1.1\text{V} \leq V_{\text{REF}}$ (8-bit resolution)	15	-	150	
		$V_{\text{REF}}=0.55\text{V}$ (10-bit)	7.5	-	20	
CLK_{ADC}	Clock frequency	$V_{\text{REF}}=0.55\text{V}$ (10-bit)	100	-	260	kHz
		$1.1\text{V} \leq V_{\text{REF}}$ (10-bit)	200	-	1500	
		$1.1\text{V} \leq V_{\text{REF}}$ (8-bit resolution)	200	-	2000 ⁽¹⁾	
T_{s}	Sampling time		2	2	33	CLK_{ADC} cycles
T_{CONV}	Conversion time (latency)	Sampling time = 2CLK_{ADC}	8.7	-	50	μs
T_{START}	Start-up time	Internal V_{REF}	-	22	-	μs

Note:

- 50% duty cycle is required for clock frequencies above 1500 kHz.**

3.1.2 AC

A clarification has been made to the electrical characteristics for the AC peripheral:

- Removed AC hysteresis max/min characterizations
- Updated AC hysteresis typical characterizations

Table 3-2. Analog Comparator Characteristics, Low-Power Mode Disabled

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
V_{IN}	Input voltage		-0.2	-	V_{DD}	V
C_{IN}	Input pin capacitance	PA6	-	9	-	pF
		PA7, PB5, PB4	-	5	-	
V_{OFF}	Input offset voltage	$V_{\text{IN}} = V_{\text{DD}}/2$	-20	< 5	20	mV
		$V_{\text{IN}} = [-0.2\text{V}, V_{\text{DD}}]$	-	< 20	-	
I_{L}	Input leakage current		-	5	-	nA
T_{START}	Start-up time		-	1.3	-	μs

.....continued

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
V _{HYS}	Hysteresis	HYSMODE=0x0	-	0	-	mV
		HYSMODE=0x1	-	10	-	
		HYSMODE=0x2	-	30	-	
		HYSMODE=0x3	-	55	-	
t _{PD}	Propagation delay	25 mV Overdrive, V _{DD} ≥ 2.7V, Low-Power mode disabled	-	50	-	ns

Table 3-3. Analog Comparator Characteristics, Low-Power Mode Enabled

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
V _{IN}	Input voltage		0	-	V _{DD}	V
C _{IN}	Input pin capacitance	PA6	-	9	-	pF
		PA7, PB5, PB4	-	5	-	
V _{OFF}	Input offset voltage	V _{IN} = V _{DD} /2	-25	< 10	25	mV
		V _{IN} =[0V, V _{DD}]	-	< 30	-	
I _L	Input leakage current		-	5	-	nA
T _{START}	Start-up time		-	1.3	-	μs
V _{HYS}	Hysteresis	HYSMODE=0x0	-	0	-	mV
		HYSMODE=0x1	-	10	-	
		HYSMODE=0x2	-	30	-	
		HYSMODE=0x3	-	55	-	
t _{PD}	Propagation delay	25 mV Overdrive, V _{DD} ≥ 2.7V	-	150	-	ns

3.1.3 PTC Characteristics - Operating Ratings

Clarifications have been made to the electrical characteristics for the PTC peripheral:

- Redundant V_{DD} and CLK_{PER} characteristics have been removed
- CLK_{ADC} characteristics have been added

Table 3-4. Peripheral Touch Controller Characteristics - Operating Ratings

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
C _{LOAD}	Maximum load		-	48	-	pF
C _{INT}			-	30	-	pF
	Driven Shield Capacitive Drive		-	300	-	pF
CLK _{ADC}	Supported ADC clock frequency	25% duty cycle	200	-	1500	kHz
		50% duty cycle	200	-	2000	

4. Document Revision History

Note: The data sheet clarification document revision is independent of the die revision and the device variant (last letter of the ordering number).

4.1 Revision History

Doc Rev.	Date	Comments
B	10/2019	- Updated document template. - The ADC errata, ADC Functionality Cannot be Ensured with ADCCLK Above 1.5 MHz for All Conditions, has been split into two separate erratas and rewritten. - Added clarifications to ADC, AC and PTC electrical characteristics.
A	06/2019	Initial document release.

The Microchip Website

Microchip provides online support via our website at <http://www.microchip.com/>. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to <http://www.microchip.com/pcn> and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: <http://www.microchip.com/support>

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with

your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-5144-0

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit <http://www.microchip.com/quality>.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/support Web Address: http://www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820