

# TAA630S

## PAL CHROMA DEMODULATOR

### FAIRCHILD LINEAR INTEGRATED CIRCUIT

**GENERAL DESCRIPTION** — The TAA630S is a synchronous demodulator for direct drive of color video output stages. It is constructed on a single silicon chip using the Fairchild Planar\* epitaxial process. The TAA630S is designed for use in color television receivers operating on the Phase Alternate Line (PAL) system. This circuit consists of two synchronous demodulators, a decoding matrix, a PAL switch with internal multivibrator and a color killer switch.


- DOUBLE BALANCED SYNCHRONOUS DEMODULATOR
- INTERNAL DECODING MATRIX
- EMITTER FOLLOWER OUTPUTS
- INTERNAL PAL SWITCH
- INTERNAL COLOR KILLER
- PROVISION FOR OUTPUT DC LEVEL MATCHING

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage (Note 1)  
 Internal Power Dissipation (Note 1)  
 Color Difference Output Currents  
 Voltage on Identification Input  
 Current Into Identification Input  
 Operating Temperature Range  
 Storage Temperature Range  
 Pin Temperature (Soldering, 10 s)

13.2 V  
 550 mW  
 5.0 mA  
 5.0 V  
 1.0 mA  
 -20°C to +60°C  
 -55°C to +125°C  
 260°C

#### CONNECTION DIAGRAM 16-PIN DIP (TOP VIEW) PACKAGE OUTLINE 9B




#### ORDER INFORMATION

| TYPE   | PART NO.   |
|--------|------------|
| 630S   | TAA630S    |
| (630T) | (TAA630T)† |

†Not recommended for new designs.

#### EQUIVALENT CIRCUIT



# FAIRCHILD • TAA630S


**ELECTRICAL CHARACTERISTICS:**  $T_A = 25^\circ\text{C}$ ,  $V_+ = 12\text{V}$ , See Test Circuit, unless otherwise specified.

| CHARACTERISTICS                                                                                                          | CONDITIONS                                                | MIN  | TYP                                               | MAX  | UNITS                |
|--------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------|------|---------------------------------------------------|------|----------------------|
| Supply Current ( $I_g$ )                                                                                                 |                                                           |      | 32                                                |      | mA                   |
| Color Difference Gain<br>R-Y Channel<br>B-Y Channel/R-Y Channel<br>G-Y Channel                                           | $V_g = V_{13} = 50\text{ mV p-p}$<br>$f = 4.4\text{ MHz}$ |      | 7.0<br>1.78<br>Note 2                             |      |                      |
| Maximum Color Difference Output Voltage<br>R-Y Output ( $V_4$ p-p)<br>B-Y Output ( $V_7$ p-p)<br>G-Y Output ( $V_5$ p-p) | Notes 3, 4                                                |      | 3.2<br>4.0<br>1.8                                 |      | Vp-p<br>Vp-p<br>Vp-p |
| Color Difference DC Output Voltage<br>R-Y Output ( $V_4$ )<br>B-Y Output ( $V_7$ )<br>G-Y Output ( $V_5$ )               | Note 5<br>Note 5                                          |      | Adjustable to $V_7$<br>7.4<br>Adjustable to $V_7$ |      | V                    |
| Input Resistance of Chroma Inputs ( $R_9, R_{13}$ )                                                                      | $V_g = V_{13} = 20\text{ mV RMS}$                         | 800  |                                                   |      | $\Omega$             |
| Input Capacitance of Chroma Inputs ( $C_9, C_{13}$ )                                                                     | $f = 4.4\text{ MHz (sinusoidal)}$                         |      |                                                   | 10   | pF                   |
| Output Resistance at Color Difference Terminals ( $R_4, R_5, R_7$ )                                                      |                                                           |      |                                                   | 100  | $\Omega$             |
| Input Resistance of Reference Inputs ( $R_2, R_8$ )                                                                      | Note 7                                                    | 660  |                                                   | 1250 | $\Omega$             |
| Peak-to-Peak PAL Switch Output Voltage ( $V_3$ p-p)                                                                      | Note 6                                                    |      | 2.5                                               |      | Vp-p                 |
| Activation Threshold Voltage ( $V_1$ )                                                                                   | Identification circuit is active                          | 0.75 |                                                   |      | V                    |
| Activation Threshold Current ( $I_1$ )                                                                                   | Identification circuit is active                          | 80   |                                                   |      | $\mu\text{A}$        |
| Deactivation Threshold Voltage ( $V_1$ )                                                                                 | Identification circuit is inactive                        |      |                                                   | 0.4  | V                    |
| DC Voltage at Color Killer Input ( $V_{10}$ ):<br>Color On<br>Color Off                                                  |                                                           | 0.9  |                                                   | 0.3  | V<br>V               |


## NOTES:

- 16 V is permissible during warm-up.
- G-Y Output is typically equal to  $-0.51$  (R-Y)  $-0.19$  (B-Y).
- Gain is equal to 0.7 of small signal gain.
- Reference input ( $V_2$  p-p and  $V_8$  p-p) range is 0.5 V to 2.0 V.
- To be adjusted with a variable voltage ( $V \leq 1.2\text{ V}$ ) or with resistors connected between pin 11 and ground for G-Y and pin 12 and ground for R-Y.
- $f_{out} = 0.5 \times \text{Line Pulse Frequency}$ ,  $V_{14} = V_{15} = -2.5\text{ V}$  to  $-5.0\text{ V (Peak)}$ , PAL identification signal required,  $V_1 = 2.0$  to  $6.0\text{ V p-p}$ .
- $V_2 = V_8 = 400\text{ mV RMS}$ ,  $f = 4.4\text{ MHz (sinusoidal)}$ .

## TEST CIRCUIT



BLOCK DIAGRAM



TYPICAL APPLICATION

